OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_5/] - Rev 57

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7939d 07h /pci/tags/rel_5/
56 Number of state bits define was removed mihad 7939d 22h /pci/tags/rel_5/
55 Changed state machine encoding to true one-hot mihad 7939d 22h /pci/tags/rel_5/
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 7973d 00h /pci/tags/rel_5/
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 7973d 03h /pci/tags/rel_5/
52 Oops, never before noticed that OC header is missing mihad 7973d 07h /pci/tags/rel_5/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7973d 08h /pci/tags/rel_5/
50 Got rid of undef directives mihad 7976d 00h /pci/tags/rel_5/
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7976d 00h /pci/tags/rel_5/
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 7976d 00h /pci/tags/rel_5/
47 Known issues repaired mihad 7976d 06h /pci/tags/rel_5/
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 7981d 00h /pci/tags/rel_5/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 7982d 06h /pci/tags/rel_5/
44 Added for testing of Configuration Cycles Type 1 mihad 7982d 06h /pci/tags/rel_5/
43 Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device mihad 7982d 06h /pci/tags/rel_5/
42 Removed out of date files mihad 7994d 07h /pci/tags/rel_5/
40 From these Wrod files PDF were created - added future improvements tadej 8072d 21h /pci/tags/rel_5/
39 File not needed tadej 8072d 22h /pci/tags/rel_5/
38 This file is not needed tadej 8073d 01h /pci/tags/rel_5/
37 These files are not needed any more tadej 8073d 01h /pci/tags/rel_5/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.