OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_5/] - Rev 66

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
66 Changed empty status generation in pciw_fifo_control.v mihad 7923d 16h /pci/tags/rel_5/
65 Cleaned up non-blocking assignments in combinatinal logic statements mihad 7926d 14h /pci/tags/rel_5/
64 The testcase I just added in previous revision repaired mihad 7926d 16h /pci/tags/rel_5/
63 Added additional testcase and changed rst name in BIST to trst mihad 7926d 18h /pci/tags/rel_5/
62 Added BIST signals for RAMs. mihad 7929d 11h /pci/tags/rel_5/
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7937d 11h /pci/tags/rel_5/
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7937d 12h /pci/tags/rel_5/
58 Removed all logic from asynchronous reset network mihad 7942d 12h /pci/tags/rel_5/
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7942d 18h /pci/tags/rel_5/
56 Number of state bits define was removed mihad 7943d 09h /pci/tags/rel_5/
55 Changed state machine encoding to true one-hot mihad 7943d 10h /pci/tags/rel_5/
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 7976d 11h /pci/tags/rel_5/
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 7976d 15h /pci/tags/rel_5/
52 Oops, never before noticed that OC header is missing mihad 7976d 19h /pci/tags/rel_5/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7976d 19h /pci/tags/rel_5/
50 Got rid of undef directives mihad 7979d 11h /pci/tags/rel_5/
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7979d 11h /pci/tags/rel_5/
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 7979d 11h /pci/tags/rel_5/
47 Known issues repaired mihad 7979d 17h /pci/tags/rel_5/
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 7984d 11h /pci/tags/rel_5/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.