OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_5/] [rtl/] - Rev 69

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
69 Changed BIST signal names etc.. mihad 7908d 23h /pci/tags/rel_5/rtl/
68 Changed wrong signal name scanb_sen into scanb_en. tadejm 7912d 08h /pci/tags/rel_5/rtl/
67 Changed BIST signals for RAMs. tadejm 7912d 13h /pci/tags/rel_5/rtl/
66 Changed empty status generation in pciw_fifo_control.v mihad 7916d 00h /pci/tags/rel_5/rtl/
65 Cleaned up non-blocking assignments in combinatinal logic statements mihad 7918d 22h /pci/tags/rel_5/rtl/
63 Added additional testcase and changed rst name in BIST to trst mihad 7919d 02h /pci/tags/rel_5/rtl/
62 Added BIST signals for RAMs. mihad 7921d 19h /pci/tags/rel_5/rtl/
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7929d 19h /pci/tags/rel_5/rtl/
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7929d 20h /pci/tags/rel_5/rtl/
58 Removed all logic from asynchronous reset network mihad 7934d 20h /pci/tags/rel_5/rtl/
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7935d 02h /pci/tags/rel_5/rtl/
56 Number of state bits define was removed mihad 7935d 17h /pci/tags/rel_5/rtl/
55 Changed state machine encoding to true one-hot mihad 7935d 18h /pci/tags/rel_5/rtl/
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 7968d 23h /pci/tags/rel_5/rtl/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7969d 03h /pci/tags/rel_5/rtl/
50 Got rid of undef directives mihad 7971d 19h /pci/tags/rel_5/rtl/
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7971d 19h /pci/tags/rel_5/rtl/
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 7971d 19h /pci/tags/rel_5/rtl/
47 Known issues repaired mihad 7972d 01h /pci/tags/rel_5/rtl/
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 7976d 19h /pci/tags/rel_5/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.