OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_5/] [sim/] - Rev 59

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7934d 12h /pci/tags/rel_5/sim/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7973d 19h /pci/tags/rel_5/sim/
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7976d 12h /pci/tags/rel_5/sim/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 7982d 17h /pci/tags/rel_5/sim/
42 Removed out of date files mihad 7994d 18h /pci/tags/rel_5/sim/
30 Example of PCI testbench log file mihad 8154d 16h /pci/tags/rel_5/sim/
27 Modified testbench and fixed some bugs mihad 8157d 11h /pci/tags/rel_5/sim/
26 Modified testbench and fixed some bugs mihad 8157d 12h /pci/tags/rel_5/sim/
22 Added short description for simulation running mihad 8175d 13h /pci/tags/rel_5/sim/
20 *** empty log message *** mihad 8175d 13h /pci/tags/rel_5/sim/
17 *** empty log message *** mihad 8175d 14h /pci/tags/rel_5/sim/
16 Import of various scripts for simulation running mihad 8175d 15h /pci/tags/rel_5/sim/
3 New project directory structure mihad 8297d 13h /pci/tags/rel_5/sim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.