OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_5/] [sim/] [rtl_sim/] [run/] - Rev 51

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 8017d 09h /pci/tags/rel_5/sim/rtl_sim/run/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 8026d 07h /pci/tags/rel_5/sim/rtl_sim/run/
42 Removed out of date files mihad 8038d 08h /pci/tags/rel_5/sim/rtl_sim/run/
26 Modified testbench and fixed some bugs mihad 8201d 01h /pci/tags/rel_5/sim/rtl_sim/run/
22 Added short description for simulation running mihad 8219d 02h /pci/tags/rel_5/sim/rtl_sim/run/
17 *** empty log message *** mihad 8219d 04h /pci/tags/rel_5/sim/rtl_sim/run/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.