URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_6/] [bench/] [verilog/] - Rev 104

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
104	Found and simulated the problem in the synchronization logic. Repaired the synchronization logic in the FIFOs.	mihad	7680d 02h	/pci/tags/rel_6/bench/verilog/
92	Update!	mihad	7727d 08h	/pci/tags/rel_6/bench/verilog/
89	Burst 2 error fixed.	mihad	7798d 22h	/pci/tags/rel_6/bench/verilog/
87	Updated acording to RTL changes.	mihad	7816d 19h	/pci/tags/rel_6/bench/verilog/
81	Updated synchronization in top level fifo modules.	mihad	7859d 12h	/pci/tags/rel_6/bench/verilog/
73	Bug fixes, testcases added.	mihad	7868d 18h	/pci/tags/rel_6/bench/verilog/
69	Changed BIST signal names etc..	mihad	7960d 21h	/pci/tags/rel_6/bench/verilog/
66	Changed empty status generation in pciw_fifo_control.v	mihad	7967d 22h	/pci/tags/rel_6/bench/verilog/
64	The testcase I just added in previous revision repaired	mihad	7970d 22h	/pci/tags/rel_6/bench/verilog/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7971d 00h	/pci/tags/rel_6/bench/verilog/
62	Added BIST signals for RAMs.	mihad	7973d 17h	/pci/tags/rel_6/bench/verilog/
57	Added completion expiration test for WB Slave unit. Changed expiration signalling	mihad	7987d 00h	/pci/tags/rel_6/bench/verilog/
54	Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim	mihad	8020d 17h	/pci/tags/rel_6/bench/verilog/
52	Oops, never before noticed that OC header is missing	mihad	8021d 01h	/pci/tags/rel_6/bench/verilog/
51	Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions.	mihad	8021d 01h	/pci/tags/rel_6/bench/verilog/
45	Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image	mihad	8029d 23h	/pci/tags/rel_6/bench/verilog/
44	Added for testing of Configuration Cycles Type 1	mihad	8030d 00h	/pci/tags/rel_6/bench/verilog/
43	Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device	mihad	8030d 00h	/pci/tags/rel_6/bench/verilog/
35	Files updated with missing includes, resolved some race conditions in test bench	mihad	8175d 03h	/pci/tags/rel_6/bench/verilog/
34	Added missing include statements	mihad	8190d 01h	/pci/tags/rel_6/bench/verilog/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_6/] [bench/] [verilog/] - Rev 104

Filtering Options