OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_6/] [rtl/] [verilog/] - Rev 33

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
33 Added some testcases, removed un-needed fifo signals mihad 8158d 12h /pci/tags/rel_6/rtl/verilog/
32 Added include statement that was missing and causing errors mihad 8166d 09h /pci/tags/rel_6/rtl/verilog/
26 Modified testbench and fixed some bugs mihad 8172d 07h /pci/tags/rel_6/rtl/verilog/
23 *** empty log message *** mihad 8190d 08h /pci/tags/rel_6/rtl/verilog/
21 Repaired a few bugs, updated specification, added test bench files and design document mihad 8190d 09h /pci/tags/rel_6/rtl/verilog/
19 *** empty log message *** mihad 8190d 09h /pci/tags/rel_6/rtl/verilog/
18 *** empty log message *** mihad 8190d 09h /pci/tags/rel_6/rtl/verilog/
7 Updated all files with inclusion of timescale file for simulation purposes. mihad 8309d 16h /pci/tags/rel_6/rtl/verilog/
6 Updated all files with inclusion of timescale file for simulation purposes. mihad 8309d 16h /pci/tags/rel_6/rtl/verilog/
2 New project directory structure mihad 8312d 08h /pci/tags/rel_6/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.