OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_6/] [sim/] - Rev 63

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
63 Added additional testcase and changed rst name in BIST to trst mihad 7920d 03h /pci/tags/rel_6/sim/
62 Added BIST signals for RAMs. mihad 7922d 20h /pci/tags/rel_6/sim/
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7930d 20h /pci/tags/rel_6/sim/
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7930d 21h /pci/tags/rel_6/sim/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7970d 04h /pci/tags/rel_6/sim/
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7972d 20h /pci/tags/rel_6/sim/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 7979d 02h /pci/tags/rel_6/sim/
42 Removed out of date files mihad 7991d 03h /pci/tags/rel_6/sim/
30 Example of PCI testbench log file mihad 8151d 01h /pci/tags/rel_6/sim/
27 Modified testbench and fixed some bugs mihad 8153d 20h /pci/tags/rel_6/sim/
26 Modified testbench and fixed some bugs mihad 8153d 21h /pci/tags/rel_6/sim/
22 Added short description for simulation running mihad 8171d 21h /pci/tags/rel_6/sim/
20 *** empty log message *** mihad 8171d 22h /pci/tags/rel_6/sim/
17 *** empty log message *** mihad 8171d 23h /pci/tags/rel_6/sim/
16 Import of various scripts for simulation running mihad 8171d 23h /pci/tags/rel_6/sim/
3 New project directory structure mihad 8293d 21h /pci/tags/rel_6/sim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.