URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_6/] [sim/] [rtl_sim/] - Rev 104

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
104	Found and simulated the problem in the synchronization logic. Repaired the synchronization logic in the FIFOs.	mihad	7704d 23h	/pci/tags/rel_6/sim/rtl_sim/
95	Removed this file, because it was too large - long download time.	mihad	7751d 21h	/pci/tags/rel_6/sim/rtl_sim/
92	Update!	mihad	7752d 05h	/pci/tags/rel_6/sim/rtl_sim/
81	Updated synchronization in top level fifo modules.	mihad	7884d 09h	/pci/tags/rel_6/sim/rtl_sim/
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7887d 15h	/pci/tags/rel_6/sim/rtl_sim/
73	Bug fixes, testcases added.	mihad	7893d 15h	/pci/tags/rel_6/sim/rtl_sim/
72	* empty log message *	mihad	7940d 19h	/pci/tags/rel_6/sim/rtl_sim/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7995d 21h	/pci/tags/rel_6/sim/rtl_sim/
62	Added BIST signals for RAMs.	mihad	7998d 14h	/pci/tags/rel_6/sim/rtl_sim/
60	Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!	mihad	8006d 14h	/pci/tags/rel_6/sim/rtl_sim/
59	Added meta flop module for easier meta stable FF identification during synthesis	mihad	8006d 15h	/pci/tags/rel_6/sim/rtl_sim/
51	Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions.	mihad	8045d 22h	/pci/tags/rel_6/sim/rtl_sim/
49	Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives	mihad	8048d 14h	/pci/tags/rel_6/sim/rtl_sim/
45	Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image	mihad	8054d 20h	/pci/tags/rel_6/sim/rtl_sim/
42	Removed out of date files	mihad	8066d 21h	/pci/tags/rel_6/sim/rtl_sim/
30	Example of PCI testbench log file	mihad	8226d 19h	/pci/tags/rel_6/sim/rtl_sim/
27	Modified testbench and fixed some bugs	mihad	8229d 14h	/pci/tags/rel_6/sim/rtl_sim/
26	Modified testbench and fixed some bugs	mihad	8229d 15h	/pci/tags/rel_6/sim/rtl_sim/
22	Added short description for simulation running	mihad	8247d 15h	/pci/tags/rel_6/sim/rtl_sim/
17	* empty log message *	mihad	8247d 17h	/pci/tags/rel_6/sim/rtl_sim/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_6/] [sim/] [rtl_sim/] - Rev 104

Filtering Options