URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_6/] [sim/] [rtl_sim/] - Rev 106

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
106	Added limited WISHBONE B3 support for WISHBONE Slave Unit. Doesn't support full speed bursts yet.	mihad	7629d 08h	/pci/tags/rel_6/sim/rtl_sim/
104	Found and simulated the problem in the synchronization logic. Repaired the synchronization logic in the FIFOs.	mihad	7634d 18h	/pci/tags/rel_6/sim/rtl_sim/
95	Removed this file, because it was too large - long download time.	mihad	7681d 16h	/pci/tags/rel_6/sim/rtl_sim/
92	Update!	mihad	7682d 00h	/pci/tags/rel_6/sim/rtl_sim/
81	Updated synchronization in top level fifo modules.	mihad	7814d 04h	/pci/tags/rel_6/sim/rtl_sim/
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7817d 10h	/pci/tags/rel_6/sim/rtl_sim/
73	Bug fixes, testcases added.	mihad	7823d 10h	/pci/tags/rel_6/sim/rtl_sim/
72	* empty log message *	mihad	7870d 14h	/pci/tags/rel_6/sim/rtl_sim/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7925d 16h	/pci/tags/rel_6/sim/rtl_sim/
62	Added BIST signals for RAMs.	mihad	7928d 09h	/pci/tags/rel_6/sim/rtl_sim/
60	Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!	mihad	7936d 09h	/pci/tags/rel_6/sim/rtl_sim/
59	Added meta flop module for easier meta stable FF identification during synthesis	mihad	7936d 10h	/pci/tags/rel_6/sim/rtl_sim/
51	Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions.	mihad	7975d 17h	/pci/tags/rel_6/sim/rtl_sim/
49	Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives	mihad	7978d 10h	/pci/tags/rel_6/sim/rtl_sim/
45	Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image	mihad	7984d 15h	/pci/tags/rel_6/sim/rtl_sim/
42	Removed out of date files	mihad	7996d 16h	/pci/tags/rel_6/sim/rtl_sim/
30	Example of PCI testbench log file	mihad	8156d 14h	/pci/tags/rel_6/sim/rtl_sim/
27	Modified testbench and fixed some bugs	mihad	8159d 09h	/pci/tags/rel_6/sim/rtl_sim/
26	Modified testbench and fixed some bugs	mihad	8159d 10h	/pci/tags/rel_6/sim/rtl_sim/
22	Added short description for simulation running	mihad	8177d 11h	/pci/tags/rel_6/sim/rtl_sim/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_6/] [sim/] [rtl_sim/] - Rev 106

Filtering Options