OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_7/] - Rev 72

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
72 *** empty log message *** mihad 7901d 18h /pci/tags/rel_7/
71 Changed the code a bit to make it more readable.
Functionality not changed in any way.
More robust synchronization in fifos is still pending.
mihad 7909d 09h /pci/tags/rel_7/
69 Changed BIST signal names etc.. mihad 7946d 17h /pci/tags/rel_7/
68 Changed wrong signal name scanb_sen into scanb_en. tadejm 7950d 02h /pci/tags/rel_7/
67 Changed BIST signals for RAMs. tadejm 7950d 07h /pci/tags/rel_7/
66 Changed empty status generation in pciw_fifo_control.v mihad 7953d 18h /pci/tags/rel_7/
65 Cleaned up non-blocking assignments in combinatinal logic statements mihad 7956d 16h /pci/tags/rel_7/
64 The testcase I just added in previous revision repaired mihad 7956d 18h /pci/tags/rel_7/
63 Added additional testcase and changed rst name in BIST to trst mihad 7956d 20h /pci/tags/rel_7/
62 Added BIST signals for RAMs. mihad 7959d 13h /pci/tags/rel_7/
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7967d 13h /pci/tags/rel_7/
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7967d 14h /pci/tags/rel_7/
58 Removed all logic from asynchronous reset network mihad 7972d 14h /pci/tags/rel_7/
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7972d 20h /pci/tags/rel_7/
56 Number of state bits define was removed mihad 7973d 11h /pci/tags/rel_7/
55 Changed state machine encoding to true one-hot mihad 7973d 12h /pci/tags/rel_7/
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 8006d 13h /pci/tags/rel_7/
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 8006d 17h /pci/tags/rel_7/
52 Oops, never before noticed that OC header is missing mihad 8006d 21h /pci/tags/rel_7/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 8006d 21h /pci/tags/rel_7/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.