OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_7/] - Rev 81

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
81 Updated synchronization in top level fifo modules. mihad 7895d 08h /pci/tags/rel_7/
79 Updated. mihad 7898d 13h /pci/tags/rel_7/
78 Old files with wrong names removed. mihad 7898d 14h /pci/tags/rel_7/
77 Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed. mihad 7898d 14h /pci/tags/rel_7/
76 TRDY output delay was 10 instead of 11. Repaired. mihad 7901d 13h /pci/tags/rel_7/
75 Include statement moved out of off/on pragma as reported by Uwe. mihad 7904d 14h /pci/tags/rel_7/
73 Bug fixes, testcases added. mihad 7904d 14h /pci/tags/rel_7/
72 *** empty log message *** mihad 7951d 18h /pci/tags/rel_7/
71 Changed the code a bit to make it more readable.
Functionality not changed in any way.
More robust synchronization in fifos is still pending.
mihad 7959d 10h /pci/tags/rel_7/
69 Changed BIST signal names etc.. mihad 7996d 17h /pci/tags/rel_7/
68 Changed wrong signal name scanb_sen into scanb_en. tadejm 8000d 03h /pci/tags/rel_7/
67 Changed BIST signals for RAMs. tadejm 8000d 08h /pci/tags/rel_7/
66 Changed empty status generation in pciw_fifo_control.v mihad 8003d 18h /pci/tags/rel_7/
65 Cleaned up non-blocking assignments in combinatinal logic statements mihad 8006d 16h /pci/tags/rel_7/
64 The testcase I just added in previous revision repaired mihad 8006d 18h /pci/tags/rel_7/
63 Added additional testcase and changed rst name in BIST to trst mihad 8006d 20h /pci/tags/rel_7/
62 Added BIST signals for RAMs. mihad 8009d 13h /pci/tags/rel_7/
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 8017d 13h /pci/tags/rel_7/
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 8017d 14h /pci/tags/rel_7/
58 Removed all logic from asynchronous reset network mihad 8022d 15h /pci/tags/rel_7/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.