URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_7/] [rtl/] - Rev 104

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
104	Found and simulated the problem in the synchronization logic. Repaired the synchronization logic in the FIFOs.	mihad	7628d 18h	/pci/tags/rel_7/rtl/
94	Changed one critical PCI bus signal logic.	mihad	7675d 17h	/pci/tags/rel_7/rtl/
88	Added the reset value parameter to the synchronizer flop module. Added resets to all synchronizer flop instances. Repaired initial sync value in fifos.	mihad	7753d 14h	/pci/tags/rel_7/rtl/
86	Entered the option to disable no response counter in wb master.	mihad	7765d 11h	/pci/tags/rel_7/rtl/
83	Cleaned up the code. No functional changes.	mihad	7794d 08h	/pci/tags/rel_7/rtl/
81	Updated synchronization in top level fifo modules.	mihad	7808d 05h	/pci/tags/rel_7/rtl/
79	Updated.	mihad	7811d 10h	/pci/tags/rel_7/rtl/
78	Old files with wrong names removed.	mihad	7811d 10h	/pci/tags/rel_7/rtl/
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7811d 10h	/pci/tags/rel_7/rtl/
73	Bug fixes, testcases added.	mihad	7817d 11h	/pci/tags/rel_7/rtl/
72	* empty log message *	mihad	7864d 15h	/pci/tags/rel_7/rtl/
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7872d 06h	/pci/tags/rel_7/rtl/
69	Changed BIST signal names etc..	mihad	7909d 14h	/pci/tags/rel_7/rtl/
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7912d 23h	/pci/tags/rel_7/rtl/
67	Changed BIST signals for RAMs.	tadejm	7913d 04h	/pci/tags/rel_7/rtl/
66	Changed empty status generation in pciw_fifo_control.v	mihad	7916d 14h	/pci/tags/rel_7/rtl/
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	7919d 13h	/pci/tags/rel_7/rtl/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7919d 17h	/pci/tags/rel_7/rtl/
62	Added BIST signals for RAMs.	mihad	7922d 10h	/pci/tags/rel_7/rtl/
60	Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!	mihad	7930d 09h	/pci/tags/rel_7/rtl/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_7/] [rtl/] - Rev 104

Filtering Options