OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_7/] [rtl/] [verilog/] - Rev 86

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
86 Entered the option to disable no response counter in wb master. mihad 7772d 04h /pci/tags/rel_7/rtl/verilog/
83 Cleaned up the code. No functional changes. mihad 7801d 01h /pci/tags/rel_7/rtl/verilog/
81 Updated synchronization in top level fifo modules. mihad 7814d 21h /pci/tags/rel_7/rtl/verilog/
79 Updated. mihad 7818d 02h /pci/tags/rel_7/rtl/verilog/
78 Old files with wrong names removed. mihad 7818d 03h /pci/tags/rel_7/rtl/verilog/
77 Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed. mihad 7818d 03h /pci/tags/rel_7/rtl/verilog/
73 Bug fixes, testcases added. mihad 7824d 03h /pci/tags/rel_7/rtl/verilog/
72 *** empty log message *** mihad 7871d 07h /pci/tags/rel_7/rtl/verilog/
71 Changed the code a bit to make it more readable.
Functionality not changed in any way.
More robust synchronization in fifos is still pending.		 mihad 7878d 23h /pci/tags/rel_7/rtl/verilog/
69 Changed BIST signal names etc.. mihad 7916d 06h /pci/tags/rel_7/rtl/verilog/
68 Changed wrong signal name scanb_sen into scanb_en. tadejm 7919d 16h /pci/tags/rel_7/rtl/verilog/
67 Changed BIST signals for RAMs. tadejm 7919d 21h /pci/tags/rel_7/rtl/verilog/
66 Changed empty status generation in pciw_fifo_control.v mihad 7923d 07h /pci/tags/rel_7/rtl/verilog/
65 Cleaned up non-blocking assignments in combinatinal logic statements mihad 7926d 05h /pci/tags/rel_7/rtl/verilog/
63 Added additional testcase and changed rst name in BIST to trst mihad 7926d 09h /pci/tags/rel_7/rtl/verilog/
62 Added BIST signals for RAMs. mihad 7929d 02h /pci/tags/rel_7/rtl/verilog/
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7937d 02h /pci/tags/rel_7/rtl/verilog/
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7937d 03h /pci/tags/rel_7/rtl/verilog/
58 Removed all logic from asynchronous reset network mihad 7942d 04h /pci/tags/rel_7/rtl/verilog/
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7942d 10h /pci/tags/rel_7/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.