OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_7/] [sim/] - Rev 60

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7929d 02h /pci/tags/rel_7/sim/
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7929d 03h /pci/tags/rel_7/sim/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7968d 10h /pci/tags/rel_7/sim/
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7971d 02h /pci/tags/rel_7/sim/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 7977d 08h /pci/tags/rel_7/sim/
42 Removed out of date files mihad 7989d 09h /pci/tags/rel_7/sim/
30 Example of PCI testbench log file mihad 8149d 07h /pci/tags/rel_7/sim/
27 Modified testbench and fixed some bugs mihad 8152d 02h /pci/tags/rel_7/sim/
26 Modified testbench and fixed some bugs mihad 8152d 02h /pci/tags/rel_7/sim/
22 Added short description for simulation running mihad 8170d 03h /pci/tags/rel_7/sim/
20 *** empty log message *** mihad 8170d 04h /pci/tags/rel_7/sim/
17 *** empty log message *** mihad 8170d 05h /pci/tags/rel_7/sim/
16 Import of various scripts for simulation running mihad 8170d 05h /pci/tags/rel_7/sim/
3 New project directory structure mihad 8292d 03h /pci/tags/rel_7/sim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.