OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_8/] - Rev 103

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
103 Added test application and modified files to support it. mihad 7682d 07h /pci/tags/rel_8/
102 Cleanup! mihad 7682d 08h /pci/tags/rel_8/
101 Added simulation files. mihad 7682d 08h /pci/tags/rel_8/
100 Cleanup! mihad 7682d 08h /pci/tags/rel_8/
99 Cleanup! mihad 7682d 08h /pci/tags/rel_8/
98 Cleanup. mihad 7682d 08h /pci/tags/rel_8/
97 Doing a little bit of cleanup. mihad 7682d 08h /pci/tags/rel_8/
96 Update! mihad 7682d 08h /pci/tags/rel_8/
95 Removed this file, because it was too large - long download time. mihad 7682d 08h /pci/tags/rel_8/
94 Changed one critical PCI bus signal logic. mihad 7682d 08h /pci/tags/rel_8/
93 Added a test application! mihad 7682d 16h /pci/tags/rel_8/
92 Update! mihad 7682d 16h /pci/tags/rel_8/
91 WebPack 5.2 constraint file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de) tadejm 7718d 06h /pci/tags/rel_8/
90 WebPack 5.2 project file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de) tadejm 7718d 06h /pci/tags/rel_8/
89 Burst 2 error fixed. mihad 7754d 06h /pci/tags/rel_8/
88 Added the reset value parameter to the synchronizer flop module.
Added resets to all synchronizer flop instances.
Repaired initial sync value in fifos.		 mihad 7760d 05h /pci/tags/rel_8/
87 Updated acording to RTL changes. mihad 7772d 03h /pci/tags/rel_8/
86 Entered the option to disable no response counter in wb master. mihad 7772d 03h /pci/tags/rel_8/
85 Changed Vendor ID defines. mihad 7772d 07h /pci/tags/rel_8/
84 Changed vendor ID. mihad 7776d 02h /pci/tags/rel_8/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.