URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_8/] [rtl/] - Rev 106

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
106	Added limited WISHBONE B3 support for WISHBONE Slave Unit. Doesn't support full speed bursts yet.	mihad	7643d 08h	/pci/tags/rel_8/rtl/
104	Found and simulated the problem in the synchronization logic. Repaired the synchronization logic in the FIFOs.	mihad	7648d 18h	/pci/tags/rel_8/rtl/
94	Changed one critical PCI bus signal logic.	mihad	7695d 16h	/pci/tags/rel_8/rtl/
88	Added the reset value parameter to the synchronizer flop module. Added resets to all synchronizer flop instances. Repaired initial sync value in fifos.	mihad	7773d 13h	/pci/tags/rel_8/rtl/
86	Entered the option to disable no response counter in wb master.	mihad	7785d 11h	/pci/tags/rel_8/rtl/
83	Cleaned up the code. No functional changes.	mihad	7814d 08h	/pci/tags/rel_8/rtl/
81	Updated synchronization in top level fifo modules.	mihad	7828d 05h	/pci/tags/rel_8/rtl/
79	Updated.	mihad	7831d 09h	/pci/tags/rel_8/rtl/
78	Old files with wrong names removed.	mihad	7831d 10h	/pci/tags/rel_8/rtl/
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7831d 10h	/pci/tags/rel_8/rtl/
73	Bug fixes, testcases added.	mihad	7837d 10h	/pci/tags/rel_8/rtl/
72	* empty log message *	mihad	7884d 14h	/pci/tags/rel_8/rtl/
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7892d 06h	/pci/tags/rel_8/rtl/
69	Changed BIST signal names etc..	mihad	7929d 13h	/pci/tags/rel_8/rtl/
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7932d 23h	/pci/tags/rel_8/rtl/
67	Changed BIST signals for RAMs.	tadejm	7933d 04h	/pci/tags/rel_8/rtl/
66	Changed empty status generation in pciw_fifo_control.v	mihad	7936d 14h	/pci/tags/rel_8/rtl/
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	7939d 12h	/pci/tags/rel_8/rtl/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7939d 16h	/pci/tags/rel_8/rtl/
62	Added BIST signals for RAMs.	mihad	7942d 09h	/pci/tags/rel_8/rtl/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_8/] [rtl/] - Rev 106

Filtering Options