URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_8/] [rtl/] - Rev 116

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
116	Corrected bug when writing to FIFO (now it is registered).	tadejm	7609d 11h	/pci/tags/rel_8/rtl/
115	Added signals for WB Master B3.	tadejm	7609d 11h	/pci/tags/rel_8/rtl/
113	ifdefs moved to thier own lines, this confuses some of the tools.	simons	7616d 14h	/pci/tags/rel_8/rtl/
111	synchronizer_flop replaced with pci_synchronizer_flop, artisan ram instance updated.	simons	7616d 19h	/pci/tags/rel_8/rtl/
110	Module that converts slave WISHBONE B3 accesses to WISHBONE B2 accesses with CAB.	mihad	7618d 18h	/pci/tags/rel_8/rtl/
108	Added 'three_left_out' to pci_pciw_fifo signaling three locations before full. Added comparison between current registered cbe and next unregistered cbe to signal wb_master whether it is allowed to performe burst or not. Due to this, I needed 'three_left_out' so that writing to pci_pciw_fifo can be registered, otherwise timing problems would occure.	tadejm	7622d 16h	/pci/tags/rel_8/rtl/
106	Added limited WISHBONE B3 support for WISHBONE Slave Unit. Doesn't support full speed bursts yet.	mihad	7627d 14h	/pci/tags/rel_8/rtl/
104	Found and simulated the problem in the synchronization logic. Repaired the synchronization logic in the FIFOs.	mihad	7633d 00h	/pci/tags/rel_8/rtl/
94	Changed one critical PCI bus signal logic.	mihad	7679d 22h	/pci/tags/rel_8/rtl/
88	Added the reset value parameter to the synchronizer flop module. Added resets to all synchronizer flop instances. Repaired initial sync value in fifos.	mihad	7757d 19h	/pci/tags/rel_8/rtl/
86	Entered the option to disable no response counter in wb master.	mihad	7769d 17h	/pci/tags/rel_8/rtl/
83	Cleaned up the code. No functional changes.	mihad	7798d 14h	/pci/tags/rel_8/rtl/
81	Updated synchronization in top level fifo modules.	mihad	7812d 10h	/pci/tags/rel_8/rtl/
79	Updated.	mihad	7815d 15h	/pci/tags/rel_8/rtl/
78	Old files with wrong names removed.	mihad	7815d 15h	/pci/tags/rel_8/rtl/
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7815d 15h	/pci/tags/rel_8/rtl/
73	Bug fixes, testcases added.	mihad	7821d 16h	/pci/tags/rel_8/rtl/
72	* empty log message *	mihad	7868d 20h	/pci/tags/rel_8/rtl/
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7876d 12h	/pci/tags/rel_8/rtl/
69	Changed BIST signal names etc..	mihad	7913d 19h	/pci/tags/rel_8/rtl/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_8/] [rtl/] - Rev 116

Filtering Options