OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_8/] [rtl/] - Rev 63

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
63 Added additional testcase and changed rst name in BIST to trst mihad 7926d 01h /pci/tags/rel_8/rtl/
62 Added BIST signals for RAMs. mihad 7928d 18h /pci/tags/rel_8/rtl/
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7936d 17h /pci/tags/rel_8/rtl/
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7936d 19h /pci/tags/rel_8/rtl/
58 Removed all logic from asynchronous reset network mihad 7941d 19h /pci/tags/rel_8/rtl/
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7942d 01h /pci/tags/rel_8/rtl/
56 Number of state bits define was removed mihad 7942d 16h /pci/tags/rel_8/rtl/
55 Changed state machine encoding to true one-hot mihad 7942d 16h /pci/tags/rel_8/rtl/
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 7975d 21h /pci/tags/rel_8/rtl/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7976d 02h /pci/tags/rel_8/rtl/
50 Got rid of undef directives mihad 7978d 18h /pci/tags/rel_8/rtl/
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7978d 18h /pci/tags/rel_8/rtl/
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 7978d 18h /pci/tags/rel_8/rtl/
47 Known issues repaired mihad 7979d 00h /pci/tags/rel_8/rtl/
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 7983d 18h /pci/tags/rel_8/rtl/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 7985d 00h /pci/tags/rel_8/rtl/
35 Files updated with missing includes, resolved some race conditions in test bench mihad 8130d 03h /pci/tags/rel_8/rtl/
33 Added some testcases, removed un-needed fifo signals mihad 8145d 23h /pci/tags/rel_8/rtl/
32 Added include statement that was missing and causing errors mihad 8153d 20h /pci/tags/rel_8/rtl/
26 Modified testbench and fixed some bugs mihad 8159d 18h /pci/tags/rel_8/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.