OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_8/] [rtl/] - Rev 77

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
77 Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed. mihad 7817d 19h /pci/tags/rel_8/rtl/
73 Bug fixes, testcases added. mihad 7823d 19h /pci/tags/rel_8/rtl/
72 *** empty log message *** mihad 7870d 23h /pci/tags/rel_8/rtl/
71 Changed the code a bit to make it more readable.
Functionality not changed in any way.
More robust synchronization in fifos is still pending.
mihad 7878d 15h /pci/tags/rel_8/rtl/
69 Changed BIST signal names etc.. mihad 7915d 22h /pci/tags/rel_8/rtl/
68 Changed wrong signal name scanb_sen into scanb_en. tadejm 7919d 08h /pci/tags/rel_8/rtl/
67 Changed BIST signals for RAMs. tadejm 7919d 13h /pci/tags/rel_8/rtl/
66 Changed empty status generation in pciw_fifo_control.v mihad 7922d 23h /pci/tags/rel_8/rtl/
65 Cleaned up non-blocking assignments in combinatinal logic statements mihad 7925d 21h /pci/tags/rel_8/rtl/
63 Added additional testcase and changed rst name in BIST to trst mihad 7926d 01h /pci/tags/rel_8/rtl/
62 Added BIST signals for RAMs. mihad 7928d 18h /pci/tags/rel_8/rtl/
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7936d 18h /pci/tags/rel_8/rtl/
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7936d 20h /pci/tags/rel_8/rtl/
58 Removed all logic from asynchronous reset network mihad 7941d 20h /pci/tags/rel_8/rtl/
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7942d 02h /pci/tags/rel_8/rtl/
56 Number of state bits define was removed mihad 7942d 16h /pci/tags/rel_8/rtl/
55 Changed state machine encoding to true one-hot mihad 7942d 17h /pci/tags/rel_8/rtl/
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 7975d 22h /pci/tags/rel_8/rtl/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7976d 02h /pci/tags/rel_8/rtl/
50 Got rid of undef directives mihad 7978d 19h /pci/tags/rel_8/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.