OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_WB_B3/] - Rev 118

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
118 Some minor changes due to changes in core. tadejm 7657d 22h /pci/tags/rel_WB_B3/
117 WB Master is now WISHBONE B3 compatible. tadejm 7657d 23h /pci/tags/rel_WB_B3/
116 Corrected bug when writing to FIFO (now it is registered). tadejm 7657d 23h /pci/tags/rel_WB_B3/
115 Added signals for WB Master B3. tadejm 7657d 23h /pci/tags/rel_WB_B3/
113 ifdefs moved to thier own lines, this confuses some of the tools. simons 7665d 01h /pci/tags/rel_WB_B3/
111 synchronizer_flop replaced with pci_synchronizer_flop, artisan ram instance updated. simons 7665d 06h /pci/tags/rel_WB_B3/
110 Module that converts slave WISHBONE B3 accesses to
WISHBONE B2 accesses with CAB.		 mihad 7667d 05h /pci/tags/rel_WB_B3/
109 There was missing path to hdl.var file. tadejm 7671d 03h /pci/tags/rel_WB_B3/
108 Added 'three_left_out' to pci_pciw_fifo signaling three locations before full. Added comparison between current registered cbe and next unregistered cbe to signal wb_master whether it is allowed to performe burst or not. Due to this, I needed 'three_left_out' so that writing to pci_pciw_fifo can be registered, otherwise timing problems would occure. tadejm 7671d 03h /pci/tags/rel_WB_B3/
107 Added status when checking disconnect with or without data. Before it was only retry, now there is stop and retry. tadejm 7671d 03h /pci/tags/rel_WB_B3/
106 Added limited WISHBONE B3 support for WISHBONE Slave Unit.
Doesn't support full speed bursts yet.		 mihad 7676d 01h /pci/tags/rel_WB_B3/
105 Wrong pci_bridge32.v file included in the project! mihad 7681d 09h /pci/tags/rel_WB_B3/
104 Found and simulated the problem in the synchronization logic.
Repaired the synchronization logic in the FIFOs.		 mihad 7681d 11h /pci/tags/rel_WB_B3/
103 Added test application and modified files to support it. mihad 7728d 08h /pci/tags/rel_WB_B3/
102 Cleanup! mihad 7728d 08h /pci/tags/rel_WB_B3/
101 Added simulation files. mihad 7728d 08h /pci/tags/rel_WB_B3/
100 Cleanup! mihad 7728d 09h /pci/tags/rel_WB_B3/
99 Cleanup! mihad 7728d 09h /pci/tags/rel_WB_B3/
98 Cleanup. mihad 7728d 09h /pci/tags/rel_WB_B3/
97 Doing a little bit of cleanup. mihad 7728d 09h /pci/tags/rel_WB_B3/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.