OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_WB_B3/] [apps/] - Rev 90

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
90 WebPack 5.2 project file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de) tadejm 7754d 20h /pci/tags/rel_WB_B3/apps/
85 Changed Vendor ID defines. mihad 7808d 21h /pci/tags/rel_WB_B3/apps/
84 Changed vendor ID. mihad 7812d 16h /pci/tags/rel_WB_B3/apps/
77 Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed. mihad 7854d 16h /pci/tags/rel_WB_B3/apps/
76 TRDY output delay was 10 instead of 11. Repaired. mihad 7857d 15h /pci/tags/rel_WB_B3/apps/
75 Include statement moved out of off/on pragma as reported by Uwe. mihad 7860d 16h /pci/tags/rel_WB_B3/apps/
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7973d 16h /pci/tags/rel_WB_B3/apps/
38 This file is not needed tadej 8112d 17h /pci/tags/rel_WB_B3/apps/
36 *** empty log message *** tadej 8112d 18h /pci/tags/rel_WB_B3/apps/
31 User defined constants used for Test Application tadej 8193d 12h /pci/tags/rel_WB_B3/apps/
29 Xilinx synthesys log file tadej 8193d 23h /pci/tags/rel_WB_B3/apps/
25 *** empty log message *** mihad 8214d 15h /pci/tags/rel_WB_B3/apps/
21 Repaired a few bugs, updated specification, added test bench files and design document mihad 8214d 17h /pci/tags/rel_WB_B3/apps/
14 *** empty log message *** mihad 8214d 19h /pci/tags/rel_WB_B3/apps/
5 Added .o file for kernel 2.4.3 mihad 8336d 15h /pci/tags/rel_WB_B3/apps/
3 New project directory structure mihad 8336d 16h /pci/tags/rel_WB_B3/apps/
2 New project directory structure mihad 8336d 17h /pci/tags/rel_WB_B3/apps/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.