URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_WB_B3/] [rtl/] - Rev 106

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
106	Added limited WISHBONE B3 support for WISHBONE Slave Unit. Doesn't support full speed bursts yet.	mihad	7627d 07h	/pci/tags/rel_WB_B3/rtl/
104	Found and simulated the problem in the synchronization logic. Repaired the synchronization logic in the FIFOs.	mihad	7632d 17h	/pci/tags/rel_WB_B3/rtl/
94	Changed one critical PCI bus signal logic.	mihad	7679d 15h	/pci/tags/rel_WB_B3/rtl/
88	Added the reset value parameter to the synchronizer flop module. Added resets to all synchronizer flop instances. Repaired initial sync value in fifos.	mihad	7757d 12h	/pci/tags/rel_WB_B3/rtl/
86	Entered the option to disable no response counter in wb master.	mihad	7769d 10h	/pci/tags/rel_WB_B3/rtl/
83	Cleaned up the code. No functional changes.	mihad	7798d 07h	/pci/tags/rel_WB_B3/rtl/
81	Updated synchronization in top level fifo modules.	mihad	7812d 04h	/pci/tags/rel_WB_B3/rtl/
79	Updated.	mihad	7815d 08h	/pci/tags/rel_WB_B3/rtl/
78	Old files with wrong names removed.	mihad	7815d 09h	/pci/tags/rel_WB_B3/rtl/
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7815d 09h	/pci/tags/rel_WB_B3/rtl/
73	Bug fixes, testcases added.	mihad	7821d 09h	/pci/tags/rel_WB_B3/rtl/
72	* empty log message *	mihad	7868d 13h	/pci/tags/rel_WB_B3/rtl/
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7876d 05h	/pci/tags/rel_WB_B3/rtl/
69	Changed BIST signal names etc..	mihad	7913d 12h	/pci/tags/rel_WB_B3/rtl/
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7916d 22h	/pci/tags/rel_WB_B3/rtl/
67	Changed BIST signals for RAMs.	tadejm	7917d 03h	/pci/tags/rel_WB_B3/rtl/
66	Changed empty status generation in pciw_fifo_control.v	mihad	7920d 13h	/pci/tags/rel_WB_B3/rtl/
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	7923d 11h	/pci/tags/rel_WB_B3/rtl/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7923d 15h	/pci/tags/rel_WB_B3/rtl/
62	Added BIST signals for RAMs.	mihad	7926d 08h	/pci/tags/rel_WB_B3/rtl/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_WB_B3/] [rtl/] - Rev 106

Filtering Options