OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_WB_B3/] [sim/] - Rev 104

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
104 Found and simulated the problem in the synchronization logic.
Repaired the synchronization logic in the FIFOs.		 mihad 7628d 03h /pci/tags/rel_WB_B3/sim/
95 Removed this file, because it was too large - long download time. mihad 7675d 01h /pci/tags/rel_WB_B3/sim/
92 Update! mihad 7675d 08h /pci/tags/rel_WB_B3/sim/
81 Updated synchronization in top level fifo modules. mihad 7807d 13h /pci/tags/rel_WB_B3/sim/
77 Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed. mihad 7810d 18h /pci/tags/rel_WB_B3/sim/
73 Bug fixes, testcases added. mihad 7816d 19h /pci/tags/rel_WB_B3/sim/
72 *** empty log message *** mihad 7863d 23h /pci/tags/rel_WB_B3/sim/
63 Added additional testcase and changed rst name in BIST to trst mihad 7919d 01h /pci/tags/rel_WB_B3/sim/
62 Added BIST signals for RAMs. mihad 7921d 18h /pci/tags/rel_WB_B3/sim/
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7929d 18h /pci/tags/rel_WB_B3/sim/
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7929d 19h /pci/tags/rel_WB_B3/sim/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7969d 02h /pci/tags/rel_WB_B3/sim/
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7971d 18h /pci/tags/rel_WB_B3/sim/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 7978d 00h /pci/tags/rel_WB_B3/sim/
42 Removed out of date files mihad 7990d 01h /pci/tags/rel_WB_B3/sim/
30 Example of PCI testbench log file mihad 8149d 23h /pci/tags/rel_WB_B3/sim/
27 Modified testbench and fixed some bugs mihad 8152d 18h /pci/tags/rel_WB_B3/sim/
26 Modified testbench and fixed some bugs mihad 8152d 18h /pci/tags/rel_WB_B3/sim/
22 Added short description for simulation running mihad 8170d 19h /pci/tags/rel_WB_B3/sim/
20 *** empty log message *** mihad 8170d 20h /pci/tags/rel_WB_B3/sim/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.