OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_WB_B3/] [sim/] - Rev 49

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7971d 17h /pci/tags/rel_WB_B3/sim/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 7977d 23h /pci/tags/rel_WB_B3/sim/
42 Removed out of date files mihad 7990d 00h /pci/tags/rel_WB_B3/sim/
30 Example of PCI testbench log file mihad 8149d 22h /pci/tags/rel_WB_B3/sim/
27 Modified testbench and fixed some bugs mihad 8152d 17h /pci/tags/rel_WB_B3/sim/
26 Modified testbench and fixed some bugs mihad 8152d 18h /pci/tags/rel_WB_B3/sim/
22 Added short description for simulation running mihad 8170d 18h /pci/tags/rel_WB_B3/sim/
20 *** empty log message *** mihad 8170d 19h /pci/tags/rel_WB_B3/sim/
17 *** empty log message *** mihad 8170d 20h /pci/tags/rel_WB_B3/sim/
16 Import of various scripts for simulation running mihad 8170d 20h /pci/tags/rel_WB_B3/sim/
3 New project directory structure mihad 8292d 18h /pci/tags/rel_WB_B3/sim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.