URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_WB_B3/] [sim/] [rtl_sim/] - Rev 154

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
154	New directory structure.	root	5568d 02h	/pci/tags/rel_WB_B3/sim/rtl_sim/
121	This commit was manufactured by cvs2svn to create tag 'rel_WB_B3'.		7595d 13h	/pci/tags/rel_WB_B3/sim/rtl_sim/
118	Some minor changes due to changes in core.	tadejm	7595d 13h	/pci/tags/rel_WB_B3/sim/rtl_sim/
109	There was missing path to hdl.var file.	tadejm	7608d 18h	/pci/tags/rel_WB_B3/sim/rtl_sim/
106	Added limited WISHBONE B3 support for WISHBONE Slave Unit. Doesn't support full speed bursts yet.	mihad	7613d 16h	/pci/tags/rel_WB_B3/sim/rtl_sim/
104	Found and simulated the problem in the synchronization logic. Repaired the synchronization logic in the FIFOs.	mihad	7619d 02h	/pci/tags/rel_WB_B3/sim/rtl_sim/
95	Removed this file, because it was too large - long download time.	mihad	7666d 00h	/pci/tags/rel_WB_B3/sim/rtl_sim/
92	Update!	mihad	7666d 08h	/pci/tags/rel_WB_B3/sim/rtl_sim/
81	Updated synchronization in top level fifo modules.	mihad	7798d 12h	/pci/tags/rel_WB_B3/sim/rtl_sim/
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7801d 18h	/pci/tags/rel_WB_B3/sim/rtl_sim/
73	Bug fixes, testcases added.	mihad	7807d 18h	/pci/tags/rel_WB_B3/sim/rtl_sim/
72	* empty log message *	mihad	7854d 22h	/pci/tags/rel_WB_B3/sim/rtl_sim/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7910d 00h	/pci/tags/rel_WB_B3/sim/rtl_sim/
62	Added BIST signals for RAMs.	mihad	7912d 17h	/pci/tags/rel_WB_B3/sim/rtl_sim/
60	Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!	mihad	7920d 17h	/pci/tags/rel_WB_B3/sim/rtl_sim/
59	Added meta flop module for easier meta stable FF identification during synthesis	mihad	7920d 18h	/pci/tags/rel_WB_B3/sim/rtl_sim/
51	Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions.	mihad	7960d 01h	/pci/tags/rel_WB_B3/sim/rtl_sim/
49	Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives	mihad	7962d 18h	/pci/tags/rel_WB_B3/sim/rtl_sim/
45	Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image	mihad	7968d 23h	/pci/tags/rel_WB_B3/sim/rtl_sim/
42	Removed out of date files	mihad	7981d 00h	/pci/tags/rel_WB_B3/sim/rtl_sim/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_WB_B3/] [sim/] [rtl_sim/] - Rev 154

Filtering Options