OpenCores
URL https://opencores.org/ocsvn/pit/pit/trunk

Subversion Repositories pit

[/] [pit/] [trunk/] - Rev 16

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
16 Added master error counter variable, added simulation timout limit rehayes 5353d 03h /pit/trunk/
15 Fix blocking assigment rehayes 5381d 04h /pit/trunk/
14 Cosmetic update, changed no-blocking assigment to blocking assigment rehayes 5450d 02h /pit/trunk/
13 Update to rev 0.3, added SINGLE_CYCLE parameter rehayes 5480d 06h /pit/trunk/
12 Fixed for single cycle reads rehayes 5481d 01h /pit/trunk/
11 Changed read task to capture data at rising edge of clock rehayes 5481d 01h /pit/trunk/
10 Added SINGLE_CYCLE parameter for WISHBONE bus cycles rehayes 5482d 04h /pit/trunk/
9 fix problem with wb_wacc signal. Old method allowed data to be clocked into register twice. rehayes 5487d 21h /pit/trunk/
8 Fix ack signal in testbench rehayes 5487d 22h /pit/trunk/
7 Reflection of minor corrections rehayes 5492d 03h /pit/trunk/
6 Reflection of minor corrections rehayes 5492d 03h /pit/trunk/
5 rehayes 5529d 23h /pit/trunk/
4 Initial Release March 14, 2009 - Bob Hayes rehayes 5530d 00h /pit/trunk/
3 Initial Release March 14, 2009 - Bob Hayes rehayes 5530d 00h /pit/trunk/
2 Initial Release March 14, 2009 - Bob Hayes rehayes 5530d 00h /pit/trunk/
1 The project was created and the structure was created root 5530d 15h /pit/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.