OpenCores
URL https://opencores.org/ocsvn/plasma/plasma/trunk

Subversion Repositories plasma

[/] [plasma/] [tags/] [V2_1/] [vhdl/] - Rev 17

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
17 Fixed "blez $0,target". Made LWL=LW and SWL=SW. Changed tabs to spaces. rhoads 8252d 04h /plasma/tags/V2_1/vhdl/
13 Removed reg_bank configuration control rhoads 8256d 04h /plasma/tags/V2_1/vhdl/
12 Better support for dual-port memories, removed old method rhoads 8256d 04h /plasma/tags/V2_1/vhdl/
11 Added comment for DEBUG mode rhoads 8256d 04h /plasma/tags/V2_1/vhdl/
10 Add pause_in to process dependency, fixes "lw $4,0($4)" rhoads 8256d 04h /plasma/tags/V2_1/vhdl/
9 Support for generic_tpram dual-port RAM rhoads 8261d 07h /plasma/tags/V2_1/vhdl/
8 Preparing to use dual-port memory for registers. rhoads 8262d 05h /plasma/tags/V2_1/vhdl/
7 Made writes 4 cycles, improved mem_ctrl.vhd rhoads 8267d 12h /plasma/tags/V2_1/vhdl/
6 JAL now correctly sets r31 to instruction AFTER branch delay slot. Fixed interrupts. rhoads 8271d 10h /plasma/tags/V2_1/vhdl/
2 MIPS-lite CPU core rhoads 8490d 10h /plasma/tags/V2_1/vhdl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.