URL https://opencores.org/ocsvn/plasma/plasma/trunk

Subversion Repositories plasma

[/] [plasma/] [tags/] [V3_0/] [vhdl/] - Rev 98

Rev	Log message	Author	Age	Path
98	Fix size of GENERIC ram.	rhoads	7950d 18h	/plasma/tags/V3_0/vhdl/
97	added documentation	rhoads	8015d 00h	/plasma/tags/V3_0/vhdl/
96	Simplify take_branch	rhoads	8049d 02h	/plasma/tags/V3_0/vhdl/
95	register mem_write and mem_byte_sel for speed calculations	rhoads	8049d 02h	/plasma/tags/V3_0/vhdl/
93	make run now runs for 500 us	rhoads	8050d 19h	/plasma/tags/V3_0/vhdl/
92	Updated	rhoads	8050d 19h	/plasma/tags/V3_0/vhdl/
91	Removed unused alu_function_type entries	rhoads	8050d 19h	/plasma/tags/V3_0/vhdl/
90	Now multiplies two bits at a time	rhoads	8050d 19h	/plasma/tags/V3_0/vhdl/
89	Use address_reg instead of address_data to break timing slow down	rhoads	8050d 19h	/plasma/tags/V3_0/vhdl/
88	Cleanup spaces	rhoads	8050d 19h	/plasma/tags/V3_0/vhdl/
87	Seperated left and right shift variables	rhoads	8050d 19h	/plasma/tags/V3_0/vhdl/
86	Updated comment	rhoads	8050d 19h	/plasma/tags/V3_0/vhdl/
85	Use ADDRESS_WIDTH when decoding mem_sel	rhoads	8050d 19h	/plasma/tags/V3_0/vhdl/
84	Fixed comment	rhoads	8050d 19h	/plasma/tags/V3_0/vhdl/
83	Updated comments, accurate_timing on by default	rhoads	8050d 19h	/plasma/tags/V3_0/vhdl/
82	Added to process list	rhoads	8050d 19h	/plasma/tags/V3_0/vhdl/
81	Removed unused case statements	rhoads	8050d 19h	/plasma/tags/V3_0/vhdl/
79	pipeline	rhoads	8058d 21h	/plasma/tags/V3_0/vhdl/
76	better pause for pipeline	rhoads	8058d 21h	/plasma/tags/V3_0/vhdl/
75	cleanup	rhoads	8058d 21h	/plasma/tags/V3_0/vhdl/