OpenCores
URL https://opencores.org/ocsvn/plasma/plasma/trunk

Subversion Repositories plasma

[/] [plasma/] [trunk/] [vhdl/] - Rev 334

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
334 Short time for averaging read signal for 12.5 MHz case rhoads 5776d 13h /plasma/trunk/vhdl/
333 Updated Altera lpm_ram_dp usage for Cyclone FPGAs rhoads 5776d 13h /plasma/trunk/vhdl/
332 Updated Altera lpm_ram_dp rhoads 5776d 13h /plasma/trunk/vhdl/
331 Commented out unconnected signals rhoads 5837d 13h /plasma/trunk/vhdl/
329 Fix interrupt line comment rhoads 5928d 12h /plasma/trunk/vhdl/
288 Added Ethernet MAC with DMA rhoads 6055d 11h /plasma/trunk/vhdl/
287 Added ethernet and flash control rhoads 6055d 11h /plasma/trunk/vhdl/
286 Added eth_dma rhoads 6055d 11h /plasma/trunk/vhdl/
285 Added eth_dma rhoads 6055d 13h /plasma/trunk/vhdl/
284 Removed unsupported branch likely opcodes rhoads 6055d 13h /plasma/trunk/vhdl/
280 Fix comment rhoads 6072d 11h /plasma/trunk/vhdl/
279 Expand read buffer size to two characters rhoads 6072d 11h /plasma/trunk/vhdl/
278 Fix refresh bug rhoads 6072d 11h /plasma/trunk/vhdl/
273 For DDR support rhoads 6094d 00h /plasma/trunk/vhdl/
265 Changed write_byte_enable to byte_we rhoads 6098d 21h /plasma/trunk/vhdl/
264 Latch address and byte_we in mem_ctrl.vhd rhoads 6098d 21h /plasma/trunk/vhdl/
263 Changed write_byte_enable to byte_we rhoads 6098d 21h /plasma/trunk/vhdl/
262 Changed comment rhoads 6098d 21h /plasma/trunk/vhdl/
261 Removed commented out lines rhoads 6098d 21h /plasma/trunk/vhdl/
260 Removed Xilinx use statements rhoads 6098d 21h /plasma/trunk/vhdl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.