OpenCores
URL https://opencores.org/ocsvn/plasma/plasma/trunk

Subversion Repositories plasma

[/] [plasma/] [trunk/] [vhdl/] - Rev 399

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
397 Added RAM32X1D option rhoads 4908d 14h /plasma/trunk/vhdl/
391 Better fix for 0x8000000 * negative number rhoads 5060d 20h /plasma/trunk/vhdl/
390 Handle special case of signed mult of 0x80000000 and a negative number rhoads 5063d 19h /plasma/trunk/vhdl/
383 Permit up to 64KB internal RAM and updated cache code. rhoads 5070d 20h /plasma/trunk/vhdl/
377 Fix cache_we warning rhoads 5214d 02h /plasma/trunk/vhdl/
376 Add write_enable to sensitivity list for Altera rhoads 5214d 03h /plasma/trunk/vhdl/
374 Fixed comment rhoads 5259d 16h /plasma/trunk/vhdl/
371 rhoads 5409d 05h /plasma/trunk/vhdl/
370 Fix "SLTIU v0, a0, -4000" by making imm signed rhoads 5409d 06h /plasma/trunk/vhdl/
369 Simplify E_RX_CLK usage rhoads 5414d 17h /plasma/trunk/vhdl/
365 Added UNISIM comment rhoads 5472d 18h /plasma/trunk/vhdl/
356 Added space to align text rhoads 5524d 17h /plasma/trunk/vhdl/
352 linus 5573d 10h /plasma/trunk/vhdl/
350 root 5602d 05h /plasma/trunk/vhdl/
348 Added comment for 32MB and 128MB DDR parts rhoads 5633d 01h /plasma/trunk/vhdl/
347 Xilinx ISE Project file rhoads 5633d 01h /plasma/trunk/vhdl/
346 Support optional 4KB cache rhoads 5670d 00h /plasma/trunk/vhdl/
345 Commented out optional mult speedup rhoads 5673d 21h /plasma/trunk/vhdl/
344 Fixed compiler warning rhoads 5673d 21h /plasma/trunk/vhdl/
343 Initial working cache rhoads 5673d 21h /plasma/trunk/vhdl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.