OpenCores
URL https://opencores.org/ocsvn/pltbutils/pltbutils/trunk

Subversion Repositories pltbutils

[/] [pltbutils/] [branches/] [dev0007/] [examples/] [vhdl/] - Rev 57

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
57 Created directory examples/vhdl/example2/ pela 3832d 16h /pltbutils/branches/dev0007/examples/vhdl/
56 Renamed example/ to examples/ pela 3832d 16h /pltbutils/branches/dev0007/examples/vhdl/
55 Branching trunk to branches/dev0007 pela 3832d 16h /pltbutils/branches/dev0007/example/vhdl/
41 alpha0006 - example/vhdl/tc1.vhd: Updated for the new status- and control signal and variable pltbv and pltbs. pela 3836d 14h /pltbutils/branches/dev0007/example/vhdl/
40 alpha0006 - tc_example.vhd: Added output port pltbs. pela 3836d 14h /pltbutils/branches/dev0007/example/vhdl/
39 alpha0006 - tb_example.vhd: Updated for the new status- and control signal and variable pltbv and pltbs. pela 3836d 14h /pltbutils/branches/dev0007/example/vhdl/
26 alpha0005 - example/.../tc1.vhd: Updates for alpha005 of pltbutils. pela 3840d 21h /pltbutils/branches/dev0007/example/vhdl/
15 alpha0003 - tb_example.vhd, tc_example.vhd, tc1.vhd:
Added generic G_DISABLE_BUG to tc_example.vhd and tc1.vhd.
The message "Bug here somewhere" is now only output when G_DISABLE_BUGS=0.
pela 3874d 13h /pltbutils/branches/dev0007/example/vhdl/
2 First commit. pela 3965d 15h /pltbutils/branches/dev0007/example/vhdl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.