OpenCores
URL https://opencores.org/ocsvn/raytrac/raytrac/trunk

Subversion Repositories raytrac

[/] [raytrac/] [branches/] [fp/] - Rev 181

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
181 Version beta 0.2 previo a conexion con bus avalon en QSYS/SOPC jguarin2002 4420d 02h /raytrac/branches/fp/
180 Documentos de diseño y documento final jguarin2002 4420d 02h /raytrac/branches/fp/
179 light change on code readbility for Datapath Control hardware description hdl file jguarin2002 4420d 23h /raytrac/branches/fp/
178 QSYS SOPC Raytrac component.... jguarin2002 4444d 14h /raytrac/branches/fp/
177 Interruptions separated in diferent output ports, so we can assign them as interruptions senders.... each one of them..... jguarin2002 4444d 14h /raytrac/branches/fp/
176 Little changes on full result queue signals codification in order to fix a potential bug that havent beed detected at the time of the change in the code jguarin2002 4456d 12h /raytrac/branches/fp/
175 Fixed a problem on the writing signal of results queue 5,6 and 7. The error was detected just right when a calculated normalized vector was about to be written in the results queues 5 6 and 7 and the write signals of those were not activated (it would remain in 0), after checking what was the problem, a codification bug was spotted. jguarin2002 4456d 13h /raytrac/branches/fp/
174 Comment tweaking... its the same RTL anyway jguarin2002 4456d 13h /raytrac/branches/fp/
173 Added a procedure to support vectorblock03 type variables rendering after testbench execution jguarin2002 4456d 13h /raytrac/branches/fp/
172 Results fifo writing signals added to the testbench jguarin2002 4456d 13h /raytrac/branches/fp/
171 After some raytrac simulation result analysis, some bugs were detected on the decodification of several datapaths. Corrections were done and tested jguarin2002 4456d 13h /raytrac/branches/fp/
170 Slim, suited to fit, elegant and small, optimized and well designed single precision floating point I3E754 32 bit adder jguarin2002 4456d 13h /raytrac/branches/fp/
169 Long Stupid, version of a 32 bit floating point I3E754 Adder jguarin2002 4456d 13h /raytrac/branches/fp/
168 Added a display function for vectorblock02 jguarin2002 4459d 03h /raytrac/branches/fp/
167 Corrections on the moment the dot product and normalization queues are "rd_ack\'ed", they were a cycle earlier than they should causing pipeline desync jguarin2002 4459d 03h /raytrac/branches/fp/
166 A strong revision on the decodification of the places to shift must be done..... I mean s5factor is EATING memory (Altera Synthesis), perhaps thats a better way jguarin2002 4459d 14h /raytrac/branches/fp/
165 Fix on the decodification of factor to add or sub to the final exponent after mantissa normalization (Stage 5, s5factor) jguarin2002 4459d 23h /raytrac/branches/fp/
164 reverting the not(s0delta(7)) change on revision 163 to s0delta(7) again jguarin2002 4461d 00h /raytrac/branches/fp/
163 dpc: Signals to eval in functional simulatio. Fix on the codification of the sign applied into the arithmetic block depending on the UCA code of the instruction being excuted. Also a correction was done on the decodification of the result queues write signals. A correction applied on the decodification of the interruptions generated due to full queues. RayTrac: A signal to decode the sign that goes into the addition operations was made as long with its combinatorial operation to calculate it. Fadd32: Signals to eval in functional simulation. An important bug was fixed when decoding the shift to normalize the mantissa of the float number with the minor exponent, that was causing a misscalculation of the normalized mantissa. Arithpack: Formatting of the instruction at function ap_format_instruction fixed due to a change in the opcodes of the unary instructions. jguarin2002 4461d 02h /raytrac/branches/fp/
162 Señales para evaluar en simulación funcional jguarin2002 4461d 02h /raytrac/branches/fp/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.