OpenCores
URL https://opencores.org/ocsvn/rio/rio/trunk

Subversion Repositories rio

[/] [rio/] [branches/] [2.0.0-development/] [bench/] [vhdl/] - Rev 48

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
48 Moving all packet parsing modules into RioLogicalPackets.vhd.
Optimizing RioLogicalCommon.vhd interface and implementation.
Updating RioLogicalPackets.vhd to support the change in the RioLogicalCommon.vhd interface.
Moving simulation specific code from RioCommon.vhd to TestPortPackage.vhd.
magro732 3558d 15h /rio/branches/2.0.0-development/bench/vhdl/
47 Moving common component declarations into RioCommon.vhd.
Fixing RioSwitch to support full sized maintenance packets.
Fixing RioLogicalMaintenance to work with all sizes and minor interface change.
Fixing packet return port bug in RioSwitch.
Adding support for all maintenance packets into RioLogicalPackets.
Moving TestPorts to seperate file and changing their interface to be able to use generically.
Using TestPorts in TestRioSwitch.
magro732 3592d 09h /rio/branches/2.0.0-development/bench/vhdl/
45 Working RioWbBridge with 64-bit Wishbone interface.
Testcases for MAINTENANCE, NREAD, NWRITE/NWRITER.
magro732 3614d 09h /rio/branches/2.0.0-development/bench/vhdl/
44 Adding testcases for NREAD in TestRioWbBridge.
Correcting bugs in RioWbBridge and RioLogicalCommon.
magro732 3620d 05h /rio/branches/2.0.0-development/bench/vhdl/
42 Adding testbench for RioWbBridge.vhd. Not tested yet. magro732 3627d 01h /rio/branches/2.0.0-development/bench/vhdl/
41 Changing name branches/singelSymbol->branches/2.0.0-development magro732 3630d 14h /rio/branches/2.0.0-development/bench/vhdl/
40 branches/singleSymbol: Updating testcases in TestRioSerial for fully synchronous RioSerial and correcting some bugs. magro732 3630d 15h /rio/branches/2.0.0-development/bench/vhdl/
38 RioLogicalCommon has working Maintenance-packet parsing.
TestRioLogicalCommon has test cases for all Maintenance request packets.
magro732 3657d 07h /rio/branches/2.0.0-development/bench/vhdl/
37 singleSymbol: Correcting compiler errors and misc minor errors. magro732 3666d 02h /rio/branches/2.0.0-development/bench/vhdl/
36 singleSymbol: Adding testbench for RioLogicalCommon. magro732 3673d 02h /rio/branches/2.0.0-development/bench/vhdl/
21 Branching of a single symbol version of the new RioSerial. magro732 3972d 00h /rio/branches/2.0.0-development/bench/vhdl/
18 Making RioSerial entity the same as before+minor fixes. magro732 4063d 01h /rio/branches/2.0.0-development/bench/vhdl/
16 Removed FIFO between RioSerial and PCS. Transmitter works without idle ticks. Internal symbol fifo increased. Changed readContentEnd_o timing. magro732 4064d 02h /rio/branches/2.0.0-development/bench/vhdl/
15 All testcases are ok. Still needs some tweeks though. magro732 4068d 02h /rio/branches/2.0.0-development/bench/vhdl/
14 Most issues solved, testbench issues remains. magro732 4071d 02h /rio/branches/2.0.0-development/bench/vhdl/
13 Timeouts are working. magro732 4074d 02h /rio/branches/2.0.0-development/bench/vhdl/
12 Backup of recent work, debugging new RioSerial. magro732 4085d 01h /rio/branches/2.0.0-development/bench/vhdl/
10 Branch to develop support for parallel symbols. magro732 4085d 02h /rio/branches/2.0.0-development/bench/vhdl/
4 Adding protocol engine implementing the hardware independent parts of the LP-serial physical specification. magro732 4286d 14h /rio/branches/2.0.0-development/bench/vhdl/
3 Adding RioPacketBuffer and testbench. magro732 4287d 06h /rio/branches/2.0.0-development/bench/vhdl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.