OpenCores
URL https://opencores.org/ocsvn/rise/rise/trunk

Subversion Repositories rise

[/] [rise/] [trunk/] [vhdl/] - Rev 101

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
101 - Signals for memory block where not always set. This resulted in a latch. cwalter 6376d 15h /rise/trunk/vhdl/
100 - Signal clear_in was missing in sensitivity list. cwalter 6376d 15h /rise/trunk/vhdl/
99 - Fixed problem with barrel shifter input signals where a latch has been
synthesized.
cwalter 6376d 15h /rise/trunk/vhdl/
98 - Applied indenting tool. cwalter 6376d 15h /rise/trunk/vhdl/
97 Fixed bug: only set branch and clear signals if branch is actually executed. jlechner 6376d 16h /rise/trunk/vhdl/
96 - SR register is now computed in ALU stage. cwalter 6376d 16h /rise/trunk/vhdl/
95 - Write back now only updates SR in case of a LOAD. cwalter 6376d 16h /rise/trunk/vhdl/
94 Added signal from ex stage to register lock unit for clearing all register locks
when a branch is executed.
jlechner 6376d 17h /rise/trunk/vhdl/
93 Changed behavior on branch. Current PC is immeadiately taken from ex stage alu result. jlechner 6376d 17h /rise/trunk/vhdl/
92 Added logic for inserting a nop instruction when the pipeline is cleared. jlechner 6376d 17h /rise/trunk/vhdl/
91 - Computed new SR values from ALU result. cwalter 6376d 17h /rise/trunk/vhdl/
90 Added output signal for clearing all register locks when a branch instruction is executed.
This is necessary because the id stage could have locked registers for an instruction
that is cleared out of the pipeline due to the branch.
jlechner 6376d 17h /rise/trunk/vhdl/
89 Added input signal for clearing all register locks. jlechner 6376d 17h /rise/trunk/vhdl/
86 - Added new example for a more complex loop. cwalter 6376d 18h /rise/trunk/vhdl/
85 Removed PC reset on clear_in signal. Clear_in only comes together with a branch, so it is sufficient
branch immediately.
jlechner 6376d 20h /rise/trunk/vhdl/
84 - PC value was wrong. cwalter 6376d 20h /rise/trunk/vhdl/
83 - sr_enable and lr_enable where incorrect. cwalter 6376d 20h /rise/trunk/vhdl/
80 - Fixed testbench to work with new barrel shifter. cwalter 6376d 20h /rise/trunk/vhdl/
79 - Added barrel shifter. cwalter 6376d 20h /rise/trunk/vhdl/
78 Added stall_in to sensitivity list. jlechner 6376d 21h /rise/trunk/vhdl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.