URL https://opencores.org/ocsvn/rise/rise/trunk

Subversion Repositories rise

[/] [rise/] [trunk/] [vhdl/] - Rev 104

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
104	- Added missing signal dmem_data_in.	cwalter	6454d 03h	/rise/trunk/vhdl/
102	changed data pitch	ustadler	6456d 08h	/rise/trunk/vhdl/
101	- Signals for memory block where not always set. This resulted in a latch.	cwalter	6456d 09h	/rise/trunk/vhdl/
100	- Signal clear_in was missing in sensitivity list.	cwalter	6456d 09h	/rise/trunk/vhdl/
99	- Fixed problem with barrel shifter input signals where a latch has been synthesized.	cwalter	6456d 09h	/rise/trunk/vhdl/
98	- Applied indenting tool.	cwalter	6456d 09h	/rise/trunk/vhdl/
97	Fixed bug: only set branch and clear signals if branch is actually executed.	jlechner	6456d 10h	/rise/trunk/vhdl/
96	- SR register is now computed in ALU stage.	cwalter	6456d 10h	/rise/trunk/vhdl/
95	- Write back now only updates SR in case of a LOAD.	cwalter	6456d 10h	/rise/trunk/vhdl/
94	Added signal from ex stage to register lock unit for clearing all register locks when a branch is executed.	jlechner	6456d 10h	/rise/trunk/vhdl/
93	Changed behavior on branch. Current PC is immeadiately taken from ex stage alu result.	jlechner	6456d 10h	/rise/trunk/vhdl/
92	Added logic for inserting a nop instruction when the pipeline is cleared.	jlechner	6456d 10h	/rise/trunk/vhdl/
91	- Computed new SR values from ALU result.	cwalter	6456d 11h	/rise/trunk/vhdl/
90	Added output signal for clearing all register locks when a branch instruction is executed. This is necessary because the id stage could have locked registers for an instruction that is cleared out of the pipeline due to the branch.	jlechner	6456d 11h	/rise/trunk/vhdl/
89	Added input signal for clearing all register locks.	jlechner	6456d 11h	/rise/trunk/vhdl/
86	- Added new example for a more complex loop.	cwalter	6456d 11h	/rise/trunk/vhdl/
85	Removed PC reset on clear_in signal. Clear_in only comes together with a branch, so it is sufficient branch immediately.	jlechner	6456d 14h	/rise/trunk/vhdl/
84	- PC value was wrong.	cwalter	6456d 14h	/rise/trunk/vhdl/
83	- sr_enable and lr_enable where incorrect.	cwalter	6456d 14h	/rise/trunk/vhdl/
80	- Fixed testbench to work with new barrel shifter.	cwalter	6456d 14h	/rise/trunk/vhdl/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories rise

[/] [rise/] [trunk/] [vhdl/] - Rev 104

Filtering Options