OpenCores
URL https://opencores.org/ocsvn/rise/rise/trunk

Subversion Repositories rise

[/] [rise/] [trunk/] [vhdl/] - Rev 52

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
52 - stall_out must be initialized to '0' cwalter 6425d 00h /rise/trunk/vhdl/
51 - stall_out logic has moved to synchronous process. cwalter 6425d 00h /rise/trunk/vhdl/
50 - Added assembler example.
- Added logic for stall_in. pc_next must not be updated on stall.
cwalter 6425d 01h /rise/trunk/vhdl/
49 data can be ead asynchronous, data is written with the rising edge of the clk ustadler 6425d 01h /rise/trunk/vhdl/
46 - Added constant for RESET_VECTOR. cwalter 6425d 05h /rise/trunk/vhdl/
45 - Fixed latch for pc_next. cwalter 6425d 21h /rise/trunk/vhdl/
44 - Added another version of a register file which is a bit simplier. cwalter 6425d 21h /rise/trunk/vhdl/
43 Correct implementation of necessary unlocking signals that are conncted to register locking unit. jlechner 6425d 21h /rise/trunk/vhdl/
42 Modified input signals for register locking (testbench modifications):
Since id-stage and write-back-stage may have to lock or unlock two registers in one cycle
there are now seperate locking and unlocking adress inputs (two ports for locking/ two for unlocking).
jlechner 6425d 21h /rise/trunk/vhdl/
41 Modified input signals for register locking:
Since id-stage and write-back-stage may have to lock or unlock two registers in one cycle
there are now seperate locking and unlocking adress inputs (two ports for locking/ two for unlocking).
jlechner 6425d 21h /rise/trunk/vhdl/
40 - Added seperate memory output vector to MEM_WB_REGISTER.
- Added status register to MEM_WB_REGISTER.
jlechner 6425d 21h /rise/trunk/vhdl/
39 - Added wr_enable signals for imem and dmem
- Changed signals for register lock unit (this concerns id-stage and write-back-stage)
jlechner 6425d 21h /rise/trunk/vhdl/
38 Memory output signal is now passed on asynchronously to write back stage. jlechner 6425d 21h /rise/trunk/vhdl/
37 Applied VHDL indent. jlechner 6425d 21h /rise/trunk/vhdl/
36 - Testbench for RISE. cwalter 6425d 22h /rise/trunk/vhdl/
35 - Testbench for register file. cwalter 6425d 22h /rise/trunk/vhdl/
34 - Filex have been renamed to have tb prefix. cwalter 6425d 22h /rise/trunk/vhdl/
33 - Fixed process sensitivity list. cwalter 6425d 22h /rise/trunk/vhdl/
32 - When this stage asserts stall_out it must clear the input for the next
stage.
- Fixed process sensitivity list.
cwalter 6425d 22h /rise/trunk/vhdl/
31 - Added PC_RESET_VECTOR constant. cwalter 6426d 00h /rise/trunk/vhdl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.