OpenCores
URL https://opencores.org/ocsvn/rise/rise/trunk

Subversion Repositories rise

[/] [rise/] [trunk/] [vhdl/] - Rev 68

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 Simulation package containing enumeration types for opcodes and condition codes.
Package also contains convert functions from std_logic_vector to the appropriate enumeration type.
jlechner 6457d 01h /rise/trunk/vhdl/
66 Moved constants for opcode and conditionals in seperate package. jlechner 6457d 02h /rise/trunk/vhdl/
63 - Added missing signal stall_out_int to sensitivity list.
- LR register now locked if opcode is JUMP.
cwalter 6457d 03h /rise/trunk/vhdl/
61 - Applied indenting tool.
- Added first basic implementation for testing.
cwalter 6457d 05h /rise/trunk/vhdl/
60 - Applied indenting tool. cwalter 6457d 05h /rise/trunk/vhdl/
59 - We don't want to lock registers the next cycle when we have stalled
the previous stages.
- Load opcodes also need to lock registers.
cwalter 6457d 05h /rise/trunk/vhdl/
58 - lr_enable signal in component wb_state should have direction out. cwalter 6457d 07h /rise/trunk/vhdl/
57 - applied indenting tool. cwalter 6457d 07h /rise/trunk/vhdl/
56 new sensitivity list ustadler 6457d 07h /rise/trunk/vhdl/
55 - clear_out must be initialized to '0'. cwalter 6457d 09h /rise/trunk/vhdl/
54 - Changed reset delay. cwalter 6457d 09h /rise/trunk/vhdl/
53 - Removed unused constant COND_NONE. cwalter 6457d 09h /rise/trunk/vhdl/
52 - stall_out must be initialized to '0' cwalter 6457d 09h /rise/trunk/vhdl/
51 - stall_out logic has moved to synchronous process. cwalter 6457d 09h /rise/trunk/vhdl/
50 - Added assembler example.
- Added logic for stall_in. pc_next must not be updated on stall.
cwalter 6457d 09h /rise/trunk/vhdl/
49 data can be ead asynchronous, data is written with the rising edge of the clk ustadler 6457d 09h /rise/trunk/vhdl/
46 - Added constant for RESET_VECTOR. cwalter 6457d 14h /rise/trunk/vhdl/
45 - Fixed latch for pc_next. cwalter 6458d 05h /rise/trunk/vhdl/
44 - Added another version of a register file which is a bit simplier. cwalter 6458d 05h /rise/trunk/vhdl/
43 Correct implementation of necessary unlocking signals that are conncted to register locking unit. jlechner 6458d 05h /rise/trunk/vhdl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.