OpenCores
URL https://opencores.org/ocsvn/rs232_interface/rs232_interface/trunk

Subversion Repositories rs232_interface

[/] [rs232_interface/] - Rev 13

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
13 Initial commit of documentation.
Created block diagram (OpenOffice Draw format).
akram.mashni 4885d 04h /rs232_interface/
12 Updated news of uart.vhd commit. akram.mashni 4886d 07h /rs232_interface/
11 Moved debouncer to a new process.
Fixed rx_clk_en generation.
Fixed start of reception condition on rx FSM.
akram.mashni 4886d 07h /rs232_interface/
10 Implemented asynchronous mode and RX clock regeneration.
NOT TESTED !!!
akram.mashni 4894d 01h /rs232_interface/
9 Updated change log. akram.mashni 4931d 16h /rs232_interface/
8 Added Recommended Tools akram.mashni 4931d 16h /rs232_interface/
7 Implemented PARITY (not tested!). akram.mashni 4933d 03h /rs232_interface/
6 Fixed/improved header.
Changed SPACEs to TABs.
akram.mashni 4934d 08h /rs232_interface/
5 Added comments to port map. akram.mashni 4941d 13h /rs232_interface/
4 Added "Change Log".
Added "About"
akram.mashni 4941d 14h /rs232_interface/
3 Added main file.
Fisrt commit.
Tested in the following conditions:
- Baud rate: 9600 bps.
- Implementation: Xilinx Spartan3e500 (Nexys2 Kit - Digilent)
- Main clock 50 MHz
akram.mashni 4941d 14h /rs232_interface/
2 Initial Commit luciorp 4998d 02h /rs232_interface/
1 The project and the structure was created root 5025d 23h /rs232_interface/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.