OpenCores
URL https://opencores.org/ocsvn/rtf65002/rtf65002/trunk

Subversion Repositories rtf65002

[/] [rtf65002/] - Rev 20

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
20 - greater separation of emulation and native mode in source code
- fix instruction buffer fetch for non-cached accesses
- fix the sta (d),y instruction		 robfinch 3965d 23h /rtf65002/
19 - added multibit shifts
- added eight bit CMP instruction		 robfinch 3966d 21h /rtf65002/
18 - added shift instruction to assembler
- fixed acouple of minor bugs		 robfinch 3966d 21h /rtf65002/
17 - updated docs robfinch 3966d 21h /rtf65002/
16 - tiny basic robfinch 3967d 21h /rtf65002/
15 - updates to assembler
- interrupt support in bootrom.asm
-		 robfinch 3967d 21h /rtf65002/
14 - updated docs robfinch 3967d 21h /rtf65002/
13 - fix overflow in immediate mode
- fix bit instruction N,V setting
- add vector base register, modified interrupt vectoring		 robfinch 3967d 21h /rtf65002/
12 - added LFSR and TICK count special registers
- added MUL/DIV/MOD instructions		 robfinch 3968d 22h /rtf65002/
11 - added bootrom.asm
- fixed bugs in assembler		 robfinch 3971d 03h /rtf65002/
10 - fix rind mode in 32 bit mode
- fix flag update in 32 bit mode for RR instructions
- initialize cache tags
- added flag to disable ints until after sp load		 robfinch 3971d 03h /rtf65002/
9 updateing docs robfinch 3972d 02h /rtf65002/
8 updateing docs robfinch 3972d 02h /rtf65002/
7 updateing docs robfinch 3972d 02h /rtf65002/
6 setting up project robfinch 3974d 10h /rtf65002/
5 setting up project robfinch 3974d 10h /rtf65002/
4 setting up project robfinch 3974d 10h /rtf65002/
3 setting up project robfinch 3974d 10h /rtf65002/
2 setting up project robfinch 3974d 10h /rtf65002/
1 The project and the structure was created root 3974d 20h /rtf65002/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.