OpenCores
URL https://opencores.org/ocsvn/s1_core/s1_core/trunk

Subversion Repositories s1_core

[/] [s1_core/] [trunk/] - Rev 56

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
56 Updated from OpenSPARC T1 version 1.4 to version 1.5 fafa1971 6185d 16h /s1_core/trunk/
55 Nobody remembers why these blackboxed files were required! fafa1971 6185d 16h /s1_core/trunk/
54 Updated filelists fafa1971 6185d 16h /s1_core/trunk/
53 Removed from CVS tree because header file preprocessing is done elsewhere fafa1971 6185d 16h /s1_core/trunk/
52 Updated SPARC Core files from OpenSPARC T1 version 1.4 to version 1.5 fafa1971 6185d 17h /s1_core/trunk/
51 User Chris "gaterocket" corrected a couple of errors for FPGA boards: blocking assignments and two uninitialized variables. fafa1971 6271d 17h /s1_core/trunk/
50 Changed library paths for XST from macrocell to behav. fafa1971 6287d 23h /s1_core/trunk/
49 Now supports 3 versions: S1 Core ME/SE/EE. fafa1971 6295d 01h /s1_core/trunk/
48 Updated with new OpenSPARC 1.4 list fafa1971 6336d 15h /s1_core/trunk/
47 Updated with `define preprocessing for Xilinx XST synthesis fafa1971 6336d 15h /s1_core/trunk/
46 Fresh version from OpenSPARC 1.4 and Icarus define preprocessing fafa1971 6336d 15h /s1_core/trunk/
45 I'm going to remove original OpenSPARC 1.4 files so that I can insert again
the ones with Icarus Verilog preprocessor already applied by update_sparccore
(it seems that Xilinx's XST does NOT support defines at compile time)		 fafa1971 6336d 15h /s1_core/trunk/
44 Embedded `defines into Verilog source since did not find command line option for XST fafa1971 6337d 14h /s1_core/trunk/
43 Added welcome message as a remainder to set paths for tools!=IVerilog fafa1971 6337d 14h /s1_core/trunk/
42 Added support for filelist for Xilinx ISE XST synthesis fafa1971 6337d 14h /s1_core/trunk/
41 Added copy of empty modules upon original SPARC copies fafa1971 6337d 14h /s1_core/trunk/
40 First version of synthesis script for Xilinx ISE XST fafa1971 6337d 14h /s1_core/trunk/
39 Empty modules for cacheless Simply RISC S1 Core fafa1971 6337d 14h /s1_core/trunk/
38 Changed to compile (for now) the boot code. fafa1971 6341d 13h /s1_core/trunk/
37 Memory image coming from the new boot.s fafa1971 6341d 13h /s1_core/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.