OpenCores
URL https://opencores.org/ocsvn/s1_core/s1_core/trunk

Subversion Repositories s1_core

[/] [s1_core/] [trunk/] [tools/] - Rev 68

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 Merged with the DC setup file fafa1971 6128d 15h /s1_core/trunk/tools/
67 Now uses XG/Tcl syntax fafa1971 6130d 15h /s1_core/trunk/tools/
66 Modified to use XG syntax fafa1971 6130d 15h /s1_core/trunk/tools/
65 Version with undisclosed library names fafa1971 6130d 15h /s1_core/trunk/tools/
64 Initial version
B
C
C
Initial versioNCVS: ----------------------------------------------------------------------		 fafa1971 6130d 16h /s1_core/trunk/tools/
63 *** empty log message *** fafa1971 6130d 16h /s1_core/trunk/tools/
61 Updated to latest version fafa1971 6176d 14h /s1_core/trunk/tools/
60 Now supports also Virtex5 devices fafa1971 6176d 14h /s1_core/trunk/tools/
50 Changed library paths for XST from macrocell to behav. fafa1971 6278d 21h /s1_core/trunk/tools/
49 Now supports 3 versions: S1 Core ME/SE/EE. fafa1971 6285d 23h /s1_core/trunk/tools/
47 Updated with `define preprocessing for Xilinx XST synthesis fafa1971 6327d 13h /s1_core/trunk/tools/
42 Added support for filelist for Xilinx ISE XST synthesis fafa1971 6328d 11h /s1_core/trunk/tools/
41 Added copy of empty modules upon original SPARC copies fafa1971 6328d 12h /s1_core/trunk/tools/
40 First version of synthesis script for Xilinx ISE XST fafa1971 6328d 12h /s1_core/trunk/tools/
39 Empty modules for cacheless Simply RISC S1 Core fafa1971 6328d 12h /s1_core/trunk/tools/
38 Changed to compile (for now) the boot code. fafa1971 6332d 11h /s1_core/trunk/tools/
31 Removed list of formerly dirty signals, to improve waveforms readability. fafa1971 6342d 13h /s1_core/trunk/tools/
27 Added "tee" to see output both on screen and saved in the logfile. fafa1971 6342d 14h /s1_core/trunk/tools/
26 Added "tee" commands to see the output both on screen and saved on logfile. fafa1971 6342d 14h /s1_core/trunk/tools/
16 Added the 3 new defines to make the design:
- synthesizable for FPGA
- single-threaded
- without the cryptographic SPU unit		 fafa1971 6343d 01h /s1_core/trunk/tools/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.