OpenCores
URL https://opencores.org/ocsvn/s6soc/s6soc/trunk

Subversion Repositories s6soc

[/] [s6soc/] [trunk/] [rtl/] [cpu/] - Rev 11

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
11 Runs on hardware now! Added proper pinouts, pipelined wishbone command
interface sufficient for loading the flash, a loader to load the flash,
and verified that they work.
dgisselq 2969d 18h /s6soc/trunk/rtl/cpu/
8 First pseudo-running version. The alternate configuration (not the main one)
has been initially tested. wbregs works for reading/writing registers,
so it is now possible to test the peripherals.
dgisselq 2974d 19h /s6soc/trunk/rtl/cpu/
7 Created/added an initial specification. Updated/corrected several copywrite
notices.
dgisselq 2975d 10h /s6soc/trunk/rtl/cpu/
4 Lots of updates, as part of actually making this work on hardware. Not there
yet, so this is still pre-alpha.
dgisselq 2996d 05h /s6soc/trunk/rtl/cpu/
2 The initial check in--all the files that will make this SoC work. dgisselq 3007d 00h /s6soc/trunk/rtl/cpu/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.