OpenCores
URL https://opencores.org/ocsvn/s6soc/s6soc/trunk

Subversion Repositories s6soc

[/] [s6soc/] [trunk/] [rtl/] [cpu/] - Rev 39

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
30 Brings the CPU up to date with the rest of the ZipCPU distribution. dgisselq 3109d 18h /s6soc/trunk/rtl/cpu/
24 Made the ziptimer autoreload feature a parameter (dis)abled option. dgisselq 3114d 05h /s6soc/trunk/rtl/cpu/
23 Fixed a bug which caused every instruction to be loaded/prefetched twice. dgisselq 3114d 05h /s6soc/trunk/rtl/cpu/
16 Bug fix. This release fixes several bugs associated with transitioning from
user mode to supervisor mode while running from flash memory. This also
rewires TIMER-B into a watch-dog timer, and adjusts the LED's to be an
indicator of interrupts and whether or not the CPU has stalled or not as well.		 dgisselq 3118d 05h /s6soc/trunk/rtl/cpu/
11 Runs on hardware now! Added proper pinouts, pipelined wishbone command
interface sufficient for loading the flash, a loader to load the flash,
and verified that they work.		 dgisselq 3125d 18h /s6soc/trunk/rtl/cpu/
8 First pseudo-running version. The alternate configuration (not the main one)
has been initially tested. wbregs works for reading/writing registers,
so it is now possible to test the peripherals.		 dgisselq 3130d 18h /s6soc/trunk/rtl/cpu/
7 Created/added an initial specification. Updated/corrected several copywrite
notices.		 dgisselq 3131d 09h /s6soc/trunk/rtl/cpu/
4 Lots of updates, as part of actually making this work on hardware. Not there
yet, so this is still pre-alpha.		 dgisselq 3152d 04h /s6soc/trunk/rtl/cpu/
2 The initial check in--all the files that will make this SoC work. dgisselq 3162d 23h /s6soc/trunk/rtl/cpu/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.