OpenCores
URL https://opencores.org/ocsvn/sata_controller_core/sata_controller_core/trunk

Subversion Repositories sata_controller_core

[/] [sata_controller_core/] [trunk/] - Rev 17

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
17 Updated variable type of 'size' field in
'sata_dev' struct from int to unsigned long long.
bhuang2 4046d 10h /sata_controller_core/trunk/
16 Changed SATA_MINOR from 2 to 16. bhuang2 4048d 18h /sata_controller_core/trunk/
15 Updated the configuration file for correct
control register mapping.

Bin
bhuang2 4053d 19h /sata_controller_core/trunk/
14 Initial upload of block device driver for SATA core.

To-do:
Write a README file about how to build this device
driver, testing methodology, etc.

Bin Huang
bhuang2 4232d 12h /sata_controller_core/trunk/
13 bug fix ashwin_mendon 4347d 18h /sata_controller_core/trunk/
12 ashwin_mendon 4359d 13h /sata_controller_core/trunk/
11 added base_system ashwin_mendon 4373d 22h /sata_controller_core/trunk/
10 ashwin_mendon 4376d 19h /sata_controller_core/trunk/
9 ashwin_mendon 4388d 15h /sata_controller_core/trunk/
8 ashwin_mendon 4388d 15h /sata_controller_core/trunk/
7 corrected ashwin_mendon 4389d 19h /sata_controller_core/trunk/
6 placeholders for PLB and driver directories rsass 4422d 21h /sata_controller_core/trunk/
5 put sata core with locallink interface in sata2_fifo dir rsass 4422d 21h /sata_controller_core/trunk/
4 Starting to reorganize for additional cores/source rsass 4422d 21h /sata_controller_core/trunk/
3 cleaned code ashwin_mendon 4429d 12h /sata_controller_core/trunk/
2 Added Source Files ashwin_mendon 4436d 13h /sata_controller_core/trunk/
1 The project and the structure was created root 4472d 21h /sata_controller_core/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.