OpenCores
URL https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk

Subversion Repositories sdhc-sc-core

[/] [sdhc-sc-core/] - Rev 159

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
159 Verification:
Further work: Checking RAM Actions and reading data is still
missing		 rkastl 4912d 16h /sdhc-sc-core/
158 Verification:
Work on Checking
Functional coverage		 rkastl 4912d 16h /sdhc-sc-core/
157 Verification:
Testcase with Reads works but Verification not completly
implemented.		 rkastl 4912d 16h /sdhc-sc-core/
156 SdVerification:
+ Split a SdCoreTransaction into multiple WbTransactions: Proof
of Concept with a ReadSingleBlock-Transaction
+ Finish after certain amount of time and present simulation
result		 rkastl 4912d 16h /sdhc-sc-core/
155 SdVerification:
continue to work on it, not done.		 rkastl 4912d 16h /sdhc-sc-core/
154 SdVerification:
- started sending with mailboxes		 rkastl 4912d 16h /sdhc-sc-core/
153 SdVerification:
further development, not done by far		 rkastl 4912d 16h /sdhc-sc-core/
152 SdClockMaster:
Generate InStrobe so that it the sd bus gets captured on the
rising edge of the clock in high speed mode		 rkastl 4912d 16h /sdhc-sc-core/
151 Verification:
+ redesign: not functional yet		 rkastl 4912d 16h /sdhc-sc-core/
150 Testbed:
+ Simulation made possible
+ Write works
- Sometimes the alignment in the block is not right		 rkastl 4912d 16h /sdhc-sc-core/
149 SdBFM:
+ mailbox mode		 rkastl 4912d 16h /sdhc-sc-core/
148 SdVerification:
+ CardModel: Execution thread which starts initialization and
then receives token and parses them.

TbdSd:
+ Added SdWbSdSynchronization.		 rkastl 4912d 16h /sdhc-sc-core/
147 Sd-Core:
+ Added checking of Busy signal after write		 rkastl 4912d 16h /sdhc-sc-core/
146 SdClockMaster:
+ fixed output of data at negedge of sclk in high speed mode		 rkastl 4912d 16h /sdhc-sc-core/
145 Verification:
+ SdCardModel and SdBFM seperated		 rkastl 4912d 16h /sdhc-sc-core/
144 Simulation files for tbTbdSd created.

tbTbdSd is not done and TestWbMaster seems to be lost.		 rkastl 4912d 16h /sdhc-sc-core/
143 Ignore pattern:
+ work
+ modelsim.ini
+ vsim.wlf
+ transcript
+ cycloneii and altera_mf generated library folders		 rkastl 4912d 16h /sdhc-sc-core/
142 Thesis: PDF added to .gitignore rkastl 4912d 16h /sdhc-sc-core/
141 Added *.bak to ignore file. rkastl 4912d 16h /sdhc-sc-core/
140 Removed tbSdData-Bhv-ea.vhdl. Non-automated tb, tested in complete
verification tb anyway.		 rkastl 4912d 16h /sdhc-sc-core/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.