OpenCores
URL https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk

Subversion Repositories sdhc-sc-core

[/] [sdhc-sc-core/] [trunk/] - Rev 66

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
66 SdTop: Synthesis works rkastl 4908d 14h /sdhc-sc-core/trunk/
65 SdTop: all sd pins rkastl 4908d 14h /sdhc-sc-core/trunk/
64 SdCommand: Gemeinsamen crc7 verwendet
SDController: + voltage checks, refs #15		 rkastl 4908d 14h /sdhc-sc-core/trunk/
63 SdController: basic init complete rkastl 4908d 14h /sdhc-sc-core/trunk/
62 R2 implemented in complete stack, refs #15. rkastl 4908d 14h /sdhc-sc-core/trunk/
61 Crc: Additional test case rkastl 4908d 14h /sdhc-sc-core/trunk/
60 Receiving a response to ACMD41 works (including busy, but voltage is not
checked), refs #15.		 rkastl 4908d 14h /sdhc-sc-core/trunk/
59 SdCardModel: Sending a response to ACMD41 rkastl 4908d 14h /sdhc-sc-core/trunk/
58 SdCardModel: Split into multiple files, refs #18. rkastl 4908d 14h /sdhc-sc-core/trunk/
57 SdController: Sending ACMD41, refs #15 rkastl 4908d 14h /sdhc-sc-core/trunk/
56 SdCmd: Receiving generic response works rkastl 4908d 14h /sdhc-sc-core/trunk/
55 Crc: Additional testcase rkastl 4908d 14h /sdhc-sc-core/trunk/
54 SDController: Sending CMD0, and CMD8 after reset works. refs #15. rkastl 4908d 14h /sdhc-sc-core/trunk/
53 SdCardModel: Init process started, sending a R7 to CMD8 works. refs #18 rkastl 4908d 14h /sdhc-sc-core/trunk/
52 Verification: 1000 random commands without error, refs #19 rkastl 4908d 14h /sdhc-sc-core/trunk/
51 Sending a random cmd token works. refs #19 rkastl 4908d 14h /sdhc-sc-core/trunk/
50 Verification: Testing of correct sending of cmds possible. refs #19 rkastl 4908d 14h /sdhc-sc-core/trunk/
49 SdCmd: Send renamed to Valid rkastl 4908d 14h /sdhc-sc-core/trunk/
48 Fix failed build on modelsim altera PE rkastl 4908d 14h /sdhc-sc-core/trunk/
47 AddedSdVerificationTestbench to Makefile, refs #19. rkastl 4908d 14h /sdhc-sc-core/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.