OpenCores
URL https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk

Subversion Repositories sdhc-sc-core

[/] [sdhc-sc-core/] [trunk/] - Rev 90

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
90 Fixes the milestone ReadCID. It works with SD2.0 (non HC) card. rkastl 4961d 06h /sdhc-sc-core/trunk/
89 Fixes #27, R3 uses '1111111' as CRC. rkastl 4961d 06h /sdhc-sc-core/trunk/
88 Timeouts inserted, Sending Card status via Rs232 if changed rkastl 4961d 06h /sdhc-sc-core/trunk/
87 TbdSd: Baudrate set to 115200, refs #28 rkastl 4961d 06h /sdhc-sc-core/trunk/
86 Rs232Tx: testbench, refs #28 rkastl 4961d 06h /sdhc-sc-core/trunk/
85 Synthese: TbdSd refactored to enable sharing.
Sim: SdVerificationTestbench to new tcl script ported
SdController: TimeoutGenerator added, refs #27
rkastl 4961d 06h /sdhc-sc-core/trunk/
84 SdController: Refactored rkastl 4961d 06h /sdhc-sc-core/trunk/
83 SdCmd: Refactored rkastl 4961d 06h /sdhc-sc-core/trunk/
82 Timeoutgenerator: Build fixed rkastl 4961d 06h /sdhc-sc-core/trunk/
81 SdCmd: Build fixed and converted to better version rkastl 4961d 06h /sdhc-sc-core/trunk/
80 Renamed *.vhd to *.vhdl in last commit. rkastl 4961d 06h /sdhc-sc-core/trunk/
79 Rs232Tx: added to TbdSd
TimeoutGenerator: written
rkastl 4961d 06h /sdhc-sc-core/trunk/
78 Rs232Tx: implemented, but not tested rkastl 4961d 06h /sdhc-sc-core/trunk/
77 refs #25, synthesis works again rkastl 4961d 06h /sdhc-sc-core/trunk/
76 SdCmd: ioCmd, output registered, fixes #26 rkastl 4961d 06h /sdhc-sc-core/trunk/
75 Transfer to SbX, ref #17 rkastl 4961d 06h /sdhc-sc-core/trunk/
74 Testbed: All pins, refs #17 rkastl 4961d 06h /sdhc-sc-core/trunk/
73 Testbed: Pins.tcl into TbdSdsyn.tcl, refs #17 rkastl 4961d 06h /sdhc-sc-core/trunk/
72 TbdSdsyn: +Pins.tcl, refs #17 rkastl 4961d 06h /sdhc-sc-core/trunk/
71 Testbed added to synthesis builds rkastl 4961d 06h /sdhc-sc-core/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.