OpenCores
URL https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk

Subversion Repositories sdhc-sc-core

[/] [sdhc-sc-core/] [trunk/] [src/] [grpSd/] [unitSdCardModel/] - Rev 160

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
160 Verification:
Full random read and write single blocks sequence works with
checks.
Checking the CRC in the card model is missing.
Writing at addresses above the card size is missing.
Erasing is missing.
rkastl 4923d 18h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
159 Verification:
Further work: Checking RAM Actions and reading data is still
missing
rkastl 4923d 18h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
158 Verification:
Work on Checking
Functional coverage
rkastl 4923d 18h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
157 Verification:
Testcase with Reads works but Verification not completly
implemented.
rkastl 4923d 18h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
154 SdVerification:
- started sending with mailboxes
rkastl 4923d 18h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
153 SdVerification:
further development, not done by far
rkastl 4923d 18h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
151 Verification:
+ redesign: not functional yet
rkastl 4923d 18h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
150 Testbed:
+ Simulation made possible
+ Write works
- Sometimes the alignment in the block is not right
rkastl 4923d 18h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
149 SdBFM:
+ mailbox mode
rkastl 4923d 18h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
148 SdVerification:
+ CardModel: Execution thread which starts initialization and
then receives token and parses them.

TbdSd:
+ Added SdWbSdSynchronization.
rkastl 4923d 18h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
147 Sd-Core:
+ Added checking of Busy signal after write
rkastl 4923d 18h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
145 Verification:
+ SdCardModel and SdBFM seperated
rkastl 4923d 18h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
135 Multiple-Inclusion-Protection to SystemVerilog files added
Stops using relative paths in `includes. instead +incdir has to be used.
rkastl 4923d 18h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
126 Read and Write works in simulation, needs verification.
Synthesis works the same like before.
rkastl 4923d 18h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
125 Write works in simulation rkastl 4923d 18h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
123 Write: Must be able to halt SdClk, rest is done. rkastl 4923d 18h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
122 SdController: Initial read support rkastl 4923d 22h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
114 Read works with model too. rkastl 4923d 22h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
113 Read with single block works on cards, but not in simulation. SdData.sv
sends data with one "XXXX" cycle right before the crc.
rkastl 4923d 22h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
106 Fixes #29: All cards respond, but they do not all work. rkastl 4923d 22h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.