OpenCores
URL https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk

Subversion Repositories sdhc-sc-core

[/] [sdhc-sc-core/] [trunk/] [src/] [grpSd/] [unitSdCardModel/] - Rev 184

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
184 Removed WbSlave shell (refs #69)
Moved verification sources to grpSdVerification (fixes #70)		 rkastl 4919d 14h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
170 License rewritten to BSD rkastl 4919d 14h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
167 Read+Modify+Write works on HW

+ Fixed CRC status token (not mentioned in simplified spec)
+ Improved TestWbMaster to RMW		 rkastl 4919d 14h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
166 tbTbdSd: fixed rkastl 4919d 14h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
164 Headers updated (LGPL, consistent format) rkastl 4919d 14h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
161 Verification:
CardModel: Check CRC on received data		 rkastl 4919d 14h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
160 Verification:
Full random read and write single blocks sequence works with
checks.
Checking the CRC in the card model is missing.
Writing at addresses above the card size is missing.
Erasing is missing.		 rkastl 4919d 14h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
159 Verification:
Further work: Checking RAM Actions and reading data is still
missing		 rkastl 4919d 14h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
158 Verification:
Work on Checking
Functional coverage		 rkastl 4919d 14h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
157 Verification:
Testcase with Reads works but Verification not completly
implemented.		 rkastl 4919d 14h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
154 SdVerification:
- started sending with mailboxes		 rkastl 4919d 14h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
153 SdVerification:
further development, not done by far		 rkastl 4919d 14h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
151 Verification:
+ redesign: not functional yet		 rkastl 4919d 14h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
150 Testbed:
+ Simulation made possible
+ Write works
- Sometimes the alignment in the block is not right		 rkastl 4919d 14h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
149 SdBFM:
+ mailbox mode		 rkastl 4919d 14h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
148 SdVerification:
+ CardModel: Execution thread which starts initialization and
then receives token and parses them.

TbdSd:
+ Added SdWbSdSynchronization.		 rkastl 4919d 14h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
147 Sd-Core:
+ Added checking of Busy signal after write		 rkastl 4919d 14h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
145 Verification:
+ SdCardModel and SdBFM seperated		 rkastl 4919d 14h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
135 Multiple-Inclusion-Protection to SystemVerilog files added
Stops using relative paths in `includes. instead +incdir has to be used.		 rkastl 4919d 15h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/
126 Read and Write works in simulation, needs verification.
Synthesis works the same like before.		 rkastl 4919d 15h /sdhc-sc-core/trunk/src/grpSd/unitSdCardModel/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.